This is a toast message
Automotive PCIe based on SiTime Solution
This PCI Express (PCIe) reference design demonstrates a high-speed serial interface developed in 2003 for the computing industry. PCIe uses a point-to-point architecture with dedicated lanes for sending and receiving data. Each connection consists of two unidirectional lanes for transmit and one for receive, making it a bidirectional interface. To achieve higher data rates, you can combine multiple lanes (up to 16) in parallel. The design supports PCIe Generations 1 through 6, providing full compatibility with a wide range of data rates and system requirements. It accommodates multiple clocking architectures, including Common Clock, Separate Refclk with No Spread (SRNS), and Separate Refclk Independent Spread (SRIS), making it highly adaptable for diverse system topologies.
CATEGORY
Connectivity & communications,Automotive & transportation,Programmable logic
CREATED DATE:
Viewed times
Bookmark
PARTS IN DESIGN / BOM
| MFGR | PART# | BLK NM |
|---|
IMPORTANT NOTICE AND DISCLAIMER: AVNET PROVIDES THESE DESIGN FILES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY. SEE LEGAL NOTICES | AVNET FOR ADDITIONAL INFORMATION.
