This is a toast message
AMD Zynq UltraScale+ ZU1/ZU2/ZU3 MPSoC Minimum Rails Power Tree based on MPS Solution
This is a design is for powering AMD Zynq UltraScale+ family of SoCs with MPS Power Solutions. This design is optimized for lowest cost and highest efficiency. (Programmable logic devices by AMD were previously known as Xilinx)
CATEGORY
Embedded,Industrial,Analog,Power & charging
CREATED DATE:
Viewed times
Bookmark
PARTS IN DESIGN / BOM
| MFGR | PART# | BLK NM |
|---|
IMPORTANT NOTICE AND DISCLAIMER: AVNET PROVIDES THESE DESIGN FILES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY. SEE LEGAL NOTICES | AVNET FOR ADDITIONAL INFORMATION.