Design HB2 America

Reference Design Details

Design Hub

Search Reference Designs

SubNav - Design Hub

Script Portlet

AMD Artix US+ Low Power Tree based on AnDAPT Solution

The ARD_X_AUP_A1 is a scalable power supply designed to provide power to Xilinx Artix UltraScale+ Low power FPGA devices. The designs are scalable to support the cost- and power-optimized FPGA devices including AU10P, AU15P, AU20P, and AU25P. (Programmable logic devices by AMD were previously known as Xilinx)
CATEGORY
Industrial,Analog,Power & charging,Programmable logic
CREATED DATE:
Viewed times
PMICVCCINT, VBRAM, VCINT_IO (0.72V @ 6A)VBUS (1.8V @ 1.6A)VCCBRAM(0.85V @ 0.35A)VCCAUX, VCCAUXIO, VCCADC (1.8V @ 1A)VMGTAVTT (1.2V @ 3A)VMGTVCCAUX(1.8V @ 1A)VMGTAVCC (0.99V @ 0.75A)VCCO (1V @ 1.5A)VIN (12V)

Would you like this design to be modifiable in the future?



PARTS IN DESIGN / BOM
MFGR PART# BLK NM
×
Modify Design

We will notify the design team. Visit the "My Designs" tab for updates when the design is available to modify. Thank you.

av-dh-disclaimer-america

IMPORTANT NOTICE AND DISCLAIMER: AVNET PROVIDES THESE DESIGN FILES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY.  SEE LEGAL NOTICES | AVNET FOR ADDITIONAL INFORMATION.

AMD Artix US+ Low Power Tree based on AnDAPT Solution

 

AMD Artix US+ Low Power Tree based on AnDAPT Solution

 

AMD Artix US+ Low Power Tree based on AnDAPT Solution