Design HB2 America

Reference Design Details

Design Hub

Search Reference Designs

SubNav - Design Hub

Script Portlet

AMD Artix-7 Medium Low Power Tree based on AnDAPT Solution

The ARD_X_AX7_A1 is a scalable power supply designed to provide power to Xilinx Artix-7 Medium/Low power FPGA devices. The design is scalable to support the cost-sensitive transceiver optimized devices including XC7A12T, XC7A15T, XC7A25T, XC7A35T, XC7A50T, and XC7A75T.
CATEGORY
Analog,Power & charging,Programmable logic
CREATED DATE:
Viewed times
REFERENCE DESIGN
Modify with AVAIL
×
Share Reference Design

Design Shared Successfully!

Expand  
PMIC(AMP8DB6QF65)VCCINT (0.95V@5.2A)VIN (12V)VCC_DDR (1.5V@2A)VMGTAVTT (1.2V@1A)VCCAUX (1.8V@0.31A)VCC_IO (3.3V@0.2A)VCCO (3.3V@0.03A)

Would you like this design to be modifiable in the future?



PARTS IN DESIGN / BOM
MFGR PART# BLK NM
×
Modify Design

We will notify the design team. Visit the "My Designs" tab for updates when the design is available to modify. Thank you.

av-dh-disclaimer-america

IMPORTANT NOTICE AND DISCLAIMER: AVNET PROVIDES THESE DESIGN FILES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY.  SEE LEGAL NOTICES | AVNET FOR ADDITIONAL INFORMATION.

AMD Artix-7 Medium Low Power Tree based on AnDAPT Solution

 
RELATED DESIGNS
Reference Design Block Diagram of AMD Virtex UltraScale+ FPGA Starter Recipe
AMD Virtex UltraScale+ FPGA Starter Recipe
Virtex UltraScale+ devices provide the highest performance and integration capabilities in a 14nm/16nm FinFET node
View Design
Reference Design Block Diagram of XRF4 RF Accessory Kit based on the AMD Solution
XRF4 RF Accessory Kit based on the AMD Solution
The AMD XRF4 RF Accessory Kit is a modular 8-transmit, 8-receive, and 2-feedback RF front end for the Zynq UltraScale+ RFSoC DFE ZCU670 and GEN 3 ZCU208 evaluation boards.
View Design
Reference Design Block Diagram of Industrial Camera based on SiTime Solution
Industrial Camera based on SiTime Solution
This reference design focuses on industrial cameras, essential components of modern machine vision systems. Built around a CMOS image sensor, an SoC or FPGA.
View Design
Reference Design Block Diagram of ADAS Computer based on SiTime Solution
ADAS Computer based on SiTime Solution

Advanced Driver-Assistance Systems (ADAS) in modern vehicles demand precise, low-jitter clocks to support high-speed interfaces like PCIe, Ethernet, and MIPI A-PHY.

 

       

View Design

AMD Artix-7 Medium Low Power Tree based on AnDAPT Solution

 
RELATED ARTICLES
Beyond the datasheet: How to get more out of your primary cell batteries
By Philip Ling   -   May 22, 2025
The world relies on small electronic devices powered by even smaller primary cell batteries. We dispose of around 80 million non-rechargeable batteries every day. How can we use technology to get more power out of our batteries?
Read More
How 48V systems are supporting fully electric vehicles
By Philip Ling   -   July 22, 2024
The automotive supply chain for 48V subsystems has seen increased demand from mild hybrids. With the same solutions now going into plug-in hybrid and full battery electric vehicles, 48V is an active market segment.
Read More
Optimized power switching revs up for next-generation automotive applications
By Philip Ling   -   July 22, 2024
The move to zonal architectures is redefining the power distribution architecture. Automotive OEMs developing advanced features require optimized and intelligent power switches.
Read More
Understanding trade-offs for DC-DC converters in EV charging
By Avnet Staff   -   June 24, 2024
Within EV fast charging technologies, focus is on the crucial role of DC-DC converters in enabling efficient energy transfer. The design will be influenced by the primary commercial objective.
Read More

AMD Artix-7 Medium Low Power Tree based on AnDAPT Solution

 
RELATED EVENTS
Space 2.0: AMD Technologies for New Space


Date: February 23, 2022
Location: Webinar