PDP SEO Portlet

NB6L295MMNG

Delay Line, 512 Taps, 3.2 ns per Tap, 16.6 ns Total Delay, 2.375 V to 3.6 V, QFN-24

Manufacturer:onsemi
Product Category: Clock & Timing, Delay Lines
Avnet Manufacturer Part #: NB6L295MMNG
Secondary Manufacturer Part#: NB6L295MMNG
  • Legend Information Icon RoHS 10 Compliant
  • Legend Information Icon Tariff Charges

The NB6L295 is a Dual Channel Programmable Delay Chip designed primarily for Clock or Data de-skewing and timing adjustment. The NB6L295 is versatile in that two individual variable delay channels, PD0 and PD1, can be configured in one of two operating modes, a Dual Delay or an Extended Delay. In the Dual Delay Mode, each channel has a programmable delay section which is designed using a matrix of gates and a chain of multiplexers. There is a fixed minimum delay of 3.2 ns per channel. The Extended Delay Mode amounts to the additive delay of PD0 plus PD1 and is accomplished with the Serial Data Interface MSEL bit set High. This will internally cascade the output of PD0 into the input of PD1. Therefore, the Extended Delay path starts at the IN0/IN0 inputs, flows through PD0, cascades to the PD1 and outputs through Q1/Q1. There is a fixed minimum delay of 6 ns for the Extended Delay Mode. The required delay is accomplished by programming each delay channel via a 3-pin Serial Data Interface, described in the application section. The digitally selectable delay has an increment resolution of typically 11 ps with a net programmable delay range of either 0 ns to 6 ns per channel in Dual Delay Mode; or from 0 ns to 11.2 ns for the Extended Delay Mode. The Multi-Level Inputs can be driven directly by differentialLVPECL, LVDS or CML logic levels; or by single-ended LVPECL, LVCMOS or LVTTL. A single enable pin is available to control both inputs. The SDI input pins are controlled by LVCMOS or LVTTL level signals. The NB6L295 LVPECL output contains temperature compensation circuitry. This device is offered in a 4 mm x 4 mm 24-pin QFN Pb-free package. The NB6L295 is a member of the ECLinPS MAX family of high performance products.

  • Linearity +/- 20ps Maximum
  • Maximum Input Clock Frequency >1.5 GHz Typical
  • Programmable Range: 0 ns to 6 ns Dual Mode; Programmable Range: 0 ns to 11
  • 11 ps Delay Increments
  • INx/INxb Inputs Accept LVPECL, LVDS Levels
  • 3-Wire Serial Data Interface (SDI)

Technical Attributes

Find Similar Parts

Description Value
Programmable Delay Line
QFN-EP
24
512
0.011 ns
85 °C
-40 °C
3.6 Vdc
2.375 Vdc
16.6 ns

ECCN / UNSPSC / COO

Description Value
Country of Origin: RECOVERY FEE
ECCN: EAR99
HTSN: 8542330001
Schedule B: 8542330000
In Stock :  0
Additional inventory
Factory Lead Time: 2 Weeks
Price for: Each
Quantity:
Min:38  Mult:1  
USD $: