PDP SEO Portlet

NB6L16DG

Multilevel Input to Differential LVPECL/LVNEC Clock or Data Receiver/Driver/Translator Buffer 8-Pin SOIC N Rail

Manufacturer:onsemi
Avnet Manufacturer Part #: NB6L16DG
Secondary Manufacturer Part#: NB6L16DG
  • Legend Information Icon RoHS 10 Compliant
  • Legend Information Icon Tariff Charges

The NB6L16 is a high precision, low power ECL differential clock or data receiver/driver/translator buffer. The device is functionally equivalent to the EL16, EP16, LVEL16 and NBSG16 devices. With output transition times of 70 ps, it is ideally suited for high frequency, low power systems. The device is targeted for Backplane buffering, GbE clock/data distribution, Fibre Channel distribution and SONET clock/data distribution applications.Input accept LVNECL (Negative ECL), LVPECL (Positive ECL), LVTTL, LVCMOS, CML, or LVDS. Outputs are 800 mV ECL signals.The VBB pin, an internally generated voltage supply, is available to this device only. For single-ended input conditions, the unused differential input is connected to V as a switching reference voltage. VBB may also rebias AC coupled inputs. When used, decouple VBB and VCC via a 0.01 mF capacitor and limit current sourcing or sinking to 0.5 mA. When not used, VBB should be left open.

  • Input Clock Frequency6 GHz
  • Input Data Rate Frequency6 Gb/s
  • Low 12 mA Typical Power Supply Current
  • 70 ps Typical Rise/Fall Times
  • 130 ps Input Propagation Delay
  • On-Chip Reference for ECL Single-Ended Input - VBB Output
  • PECL Mode Operating Range: VCC = 2.375 V to 3.465 V with VEE = 0 V
  • NECL Mode Operating Range: VCC = 0 with VEE = 2.375 V to 3.465 V
  • Open Input Default State
  • LVDS, LVPECL, LVNECL, LVCMOS, LVTTL and CML Input Compatible
  • Low-power Clock Buffering for Power constrained PC Add-on cards

Technical Attributes

Find Similar Parts

Description Value
Multilevel Input to Differential LVPECL/LVNEC Clock or Data Receiver/Driver/Translator Buffer
Matte Tin
265
Surface Mount
MSL 1 - Unlimited
12 mA
-40 to 85 °C
8SOIC N
8
Analog
5 x 4 x 1.5 mm
No
SOIC N
Multilevel Input to Differential LVPECL/LVNEC Clock or Data Receiver/Driver/Translator Buffer

ECCN / UNSPSC / COO

Description Value
Country of Origin: RECOVERY FEE
ECCN: EAR99
HTSN: 8542390050
Schedule B: 8542390060
In Stock :  0
Additional inventory
Factory Lead Time: 2 Weeks
Price for: Each
Quantity:
Min:128  Mult:1  
USD $:
128+
$6.9482
130+
$6.91275
260+
$6.8773
640+
$6.84185
1300+
$6.552