MC100E210FNR2G

The MC100E210 is a low voltage, low skew dual differential ECL fanout buffer designed with clock distribution in mind. The device features two fanout buffers, a 1:4 and a 1:5 buffer, on a single chip. The device features fully differential clock paths to minimize both device and system skew. The dual buffer allows for the fanout of two signals through a single chip, thus reducing the skew between the two fundamental signals from a part-to-part skew down to an output-to-output skew. This capability reduces the skew by a factor of 4 as compared to using twoLVE111's to accomplish the same task.The lowest tpd delay time results from terminating only one output pair, and the greatest tpd delay time results from terminating all the output pairs. This shift is about 10-20 pS in tpd. The skew between any two output pairs within a device is typically about 25 nS. If other output pairs are not terminated, the lowest tpd delay time results from both output pairs and the skew is typically 25 nS. When all outputs are terminated, the greatest tpd (delay time) occurs and all outputs display about the same 10-20 pS increase in tpd, so the relative skew between any two output pairs remains about 25 nS.The V pin, an internally generated voltage supply, is available to this device only. For single-ended input conditions, the unused differential input is connected to V as a switching reference voltage. V may also rebias AC coupled inputs. When used, decouple V and V via a0.01 µF capacitor and limit current sourcing or sinking to 0.5 mA. When not used, VBB should be left open.

• Dual Differential Fanout Buffers
• 200 ps Part-to-Part Skew
• 50 ps Typical Output-to-Output Skew
• Low Voltage ECL/PECL Compatible
• The 100 Series Contains Temperature Compensation
• 28-lead PLCC Packaging
• PECL Mode Operating Range: V_CC = 4.2 V to 5.7 V with V_EE = 0 V
• NECL Mode Operating Range: VCC = 0 V with VEE = ?4.2 V to ?5.7 V
• NECL Mode Operating Range: V_CC = 0 V with V_EE = -4.2 V to -5.7 V
• Internal Input Pulldown Resistors
• Q Output will Default LOW with Inputs Open or at V_EE
• ESD Protection: >2KV HBM, >200V MM
• Meets or Exceeds JEDEC Spec EIA/JESD78 IC Latchup Test
• Moisture Sensitivity Level 1
  For Additional Information, see Application Note AND8003/D
• Flammability Rating: UL-94 code V-0 @ 1/8?, Oxygen Index 28 to 34
• Transistor Count = 179 devices