74LCX74M
Low Voltage Dual D-Type Positive Edge-Triggered Flip-Flop with 5V Tolerant Inputs
Click image to enlarge
Manufacturer:onsemi
Product Category:
Logic ICs, Flip Flops
Avnet Manufacturer Part #: 74LCX74M
Secondary Manufacturer Part#: 74LCX74M
-
RoHS 10 Compliant -
Tariff Charges
The 74LCX74M is a dual D-type Flip-flop with asynchronous clear and set inputs and complementary (Q, Q\) outputs. Information at the input is transferred to the outputs on the positive edge of the clock pulse. After the clock pulse input threshold voltage has been passed, the data input is locked out and information present will not be transferred to the outputs until the next rising edge of the clock pulse input.
- 5V Tolerant inputs
- Power down high impedance inputs and outputs
- ±24mA Output drive current
- Implements proprietary noise/EMI reduction circuitry
- Latch-up performance exceeds JEDEC 78 conditions
Technical Attributes
Find Similar Parts
| Description | Value | |
|---|---|---|
| No | ||
| Single-Ended | ||
| Matte Tin | ||
| LCX | ||
| D-Type | ||
| 260 | ||
| -24 mA | ||
| 8@2.7V|7@3.3V ns | ||
| 0.01 mA | ||
| Surface Mount | ||
| MSL 1 - Unlimited | ||
| 2 | ||
| 1 | ||
| 1 | ||
| 2 | ||
| 0 | ||
| -40 to 85 °C | ||
| Differential | ||
| 14SOIC N | ||
| 14 | ||
| Inverting|Non-Inverting | ||
| 8.75 x 4 x 1.5 mm | ||
| 50 pF | ||
| No | ||
| Set, Reset | ||
| SOIC N | ||
| Positive-Edge | ||
| 2.5|3.3 V |
ECCN / UNSPSC / COO
| Description | Value |
|---|---|
| Country of Origin: | RECOVERY FEE |
| ECCN: | EAR99 |
| HTSN: | 8542390090 |
| Schedule B: | 8542390060 |
Factory Lead Time: