74LVC74APW,118
Flip-Flop, D, 120 MHz, 50 mA, TSSOP
Click image to enlarge
Manufacturer:Nexperia
Product Category:
Logic ICs, Flip Flops
Avnet Manufacturer Part #: 74LVC74APW,118
Secondary Manufacturer Part#: 74LVC74APW,118
-
RoHS 10 Compliant -
Tariff Charges
The set and reset are asynchronous active LOW inputs and operate independently of the clock input. Information on the data input is transferred to the nQ output on the LOW-to-HIGH transition of the clock pulse. The nD inputs must be stable one set-up time prior to the LOW-to-HIGH clock transition, for predictable operation. Schmitt trigger action at all inputs makes the circuit highly tolerant of slower input rise and fall times.
- 5 V tolerant inputs for interlacing with 5 V logic
- Wide supply voltage range from 1.2 V to 3.6 V
- CMOS low power consumption
- Direct interface with TTL levels
- Complies with JEDEC standard:
- JESD8-7A (1.65 V to 1.95 V)
- JESD8-5A (2.3 V to 2.7 V)
- JESD8-C/JESD36 (2.7 V to 3.6 V)
- ESD protection:
- HBM JESD22-A114F exceeds 2000 V
- MM JESD22-A115-B exceeds 200 V
- CDM JESD22-C101E exceeds 1000 V
- Specified from -40 °C to +85 °C and -40 °C to +125 °C
Technical Attributes
Find Similar Parts
| Description | Value | |
|---|---|---|
| No | ||
| Single-Ended | ||
| Gold | ||
| LVC | ||
| D-Type | ||
| 260 | ||
| -24 mA | ||
| 15@1.2V|5@1.8V|2.9@2.5V|2.7@2.7V|2.6@3.3V ns | ||
| Surface Mount | ||
| MSL 1 - Unlimited | ||
| 2 | ||
| 1 | ||
| 1 | ||
| 2 | ||
| 0 | ||
| -40 to 125 °C | ||
| Differential | ||
| 14TSSOP | ||
| 14 | ||
| Inverting|Non-Inverting | ||
| 5.1 x 4.5 x 0.95 mm | ||
| 50 pF | ||
| No | ||
| Set, Reset | ||
| TSSOP | ||
| Positive-Edge | ||
| 1.8|2.5|3.3 V |
ECCN / UNSPSC / COO
| Description | Value |
|---|---|
| Country of Origin: | RECOVERY FEE |
| ECCN: | EAR99 |
| HTSN: | 8542390050 |
| Schedule B: | 8542390060 |
Factory Lead Time: