74LVC2G34GV,125
Buffer Gate, Dual, 1 Input, 6 Pins, TSOP, 74LVC2G34
Click image to enlarge
Manufacturer:Nexperia
Product Category:
Logic ICs, Gates & Inverters
Avnet Manufacturer Part #: 74LVC2G34GV,125
Secondary Manufacturer Part#: 74LVC2G34GV,125
-
RoHS 10 Compliant -
Tariff Charges
The 74LVC2G34 provides two buffers. Inputs can be driven from either 3.3 V or 5 V devices. These features allow the use of these devices in a mixed 3.3 V and 5 V environment. This device is fully specified for partial power-down applications using IOFF. The IOFF circuitry disables the output, preventing the damaging backflow current through the device when it is powered down.
- Wide supply voltage range from 1.65 V to 5.5 V
- 5 V tolerant inputs for interfacing with 5 V logic
- High noise immunity
- Complies with JEDEC standard:
- JESD8-7 (1.65 V to 1.95 V)
- JESD8-5 (2.3 V to 2.7 V)
- JESD8B/JESD36 (2.7 V to 3.6 V)
- ESD protection:
- HBM JESD22-A114F exceeds 2000 V
- MM JESD22-A115-A exceeds 200 V
- ±24 mA output drive (VCC = 3.0 V)
- CMOS low power consumption
- Latch-up performance exceeds 250 mA
- Direct interface with TTL levels
- Multiple package options
- Specified from –40 ? to +85 ? and –40 ? to +125 ?.
Technical Attributes
Find Similar Parts
| Description | Value | |
|---|---|---|
| No | ||
| TSOP | ||
| Single-Ended | ||
| Tin | ||
| LVC | ||
| Buffer Gate | ||
| 74LVC | ||
| 260 | ||
| -32 mA | ||
| 32 mA | ||
| 2.5@2.7V|2.2@3.3V|1.9@5V ns | ||
| 40 uA | ||
| Surface Mount | ||
| MSL 1 - Unlimited | ||
| Dual | ||
| 1 | ||
| 6 | ||
| 2 | ||
| 2 | ||
| 0 | ||
| 2 | ||
| 0 | ||
| 2 | ||
| -40 to 125 °C | ||
| 125 °C | ||
| -40 °C | ||
| 32 mA | ||
| 6 | ||
| Non-Inverting | ||
| 3.1 x 1.7 x 1 mm | ||
| 74LVC2G34 Series | ||
| 50 pF | ||
| No | ||
| TSOP | ||
| 5.5 V | ||
| 1.65 V | ||
| 5 V | ||
| 1.8|2.5|3.3|5 V |
ECCN / UNSPSC / COO
| Description | Value |
|---|---|
| Country of Origin: | RECOVERY FEE |
| ECCN: | EAR99 |
| HTSN: | 8542390050 |
| Schedule B: | 8542390060 |
Ships
in 1 bus. day