PDP SEO Portlet

74LV165AD-Q100J

Shift Register Single Serial/Parallel to Serial 16-Pin SO

Manufacturer:Nexperia
Product Category: Logic ICs, Shift Registers
Avnet Manufacturer Part #: 74LV165AD-Q100J
Secondary Manufacturer Part#: 74LV165AD-Q100J
  • Legend Information Icon RoHS 10 Compliant
  • Legend Information Icon Tariff Charges

The 74LV165A-Q100 is an 8-bit parallel-load or serial-in shift register with complementary serial outputs (Q7 and Q7) available from the last stage. When the parallel-load input (PL) is LOW, parallel data from the inputs D0 to D7 are loaded into the register asynchronously. When input PL is HIGH, data enters the register serially at the input DS. It shifts one place to the right (Q0 ? Q1 ? Q2, etc.) with each positive-going clock transition. This feature allows parallel-to-serial converter expansion by tying the output Q7 to the input DS of the succeeding stage. The clock input is a gate-OR structure which allows one input to be used as an active LOW clock enable input (CE) input. The pin assignment for the inputs CP and CE is arbitrary and can be reversed for layout convenience. The LOW-to-HIGH transition of the input CE should only take place while CP HIGH for predictable operation. Schmitt-trigger action at all inputs, makes the circuit tolerant for slower input rise and fall times. It is fully specified for partial-power-down applications using IOFF. The IOFF circuitry disables the output, preventing the damaging current backflow through the device when it is powered down. This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 3) and is suitable for use in automotive applications.

  • Automotive product qualification in accordance with AEC-Q100 (Grade 3)
    • Specified from -40 °C to +85 °C
  • Wide supply voltage range from 2.0 V to 5.5 V
  • Synchronous parallel-to-serial applications
  • Synchronous serial input for easy expansion
  • Latch-up performance exceeds 250 mA
  • CMOS LOW power consumption
  • 5.5 V tolerant inputs/outputs
  • Direct interface with TTL levels (2.7 V to 3.6 V)
  • Power-down mode
  • Complies with JEDEC standards:
    • JESD8-5 (2.3 V to 2.7 V)
    • JESD8B/JESD36 (2.7 V to 3.6 V)
    • JESD8-1A (4.5 V to 5.5 V)
  • ESD protection:
    • MIL-STD-833, method 3015 exceeds 2000 V
    • HBM JESD22-A114F exceeds 2000 V
    • MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 O)

Technical Attributes

Find Similar Parts

Description Value
Uni-Directional
Gold over Nickel Palladium
LV
Shift Register
260
13(Typ)@2.3V to 2.7V|9(Typ)@3V to 3.6V|6.1@4.5V to 5.5V ns
0.02 mA
Surface Mount
MSL 1 - Unlimited
0
9
1
1
0
8
-40 to 125 °C
Serial/Parallel to Serial
16SO
Yes
16
10(Max) x 4(Max) x 1.45(Max)
50 pF
No
Automotive
SOIC
No
Positive-Edge
3.3 V

ECCN / UNSPSC / COO

Description Value
Country of Origin: RECOVERY FEE
ECCN: EAR99
HTSN: 8542390050
Schedule B: 8542390060
In Stock :  0
Additional inventory
Factory Lead Time: 168 Weeks
Price for: Each
Quantity:
Min:5000  Mult:2500  
USD $:
5000+
$0.16871
10000+
$0.16453
20000+
$0.16218
40000+
$0.15981
80000+
$0.15747