74HCT273D,653
Flip-Flop, Non Inverted, Positive Edge, 74HCT273, D, 36 MHz, 25 mA, SOIC
- RoHS 10 Compliant
- Tariff Charges
The 74HCT273D is an octal positive-edge triggered D-type Flip-flop features clock and master reset (MR\) inputs. The outputs Qn will assume the state of their corresponding Dn inputs that meet the set-up and hold time requirements on the low-to-high clock transition. A low on MR\ forces the outputs low independently of clock and data inputs. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of VCC.
- Common clock and master reset
- TTL Input levels
- Complies with JEDEC standard No. 7A
Technical Attributes
Find Similar Parts
| Description | Value | |
|---|---|---|
| No | ||
| Single-Ended | ||
| Gold | ||
| HCT | ||
| D-Type Bus Interface | ||
| 260 | ||
| -4 mA | ||
| 30@4.5V ns | ||
| 0.008 mA | ||
| Surface Mount | ||
| MSL 1 - Unlimited | ||
| 8 | ||
| 8 | ||
| 8 | ||
| 1 | ||
| 0 | ||
| -40 to 125 °C | ||
| Single-Ended | ||
| 20SO | ||
| 20 | ||
| Non-Inverting | ||
| 13 x 7.6 x 2.45 mm | ||
| 50 pF | ||
| No | ||
| Master Reset | ||
| SOIC | ||
| Positive-Edge | ||
| 5 V |
ECCN / UNSPSC / COO
| Description | Value |
|---|---|
| Country of Origin: | RECOVERY FEE |
| ECCN: | EAR99 |
| HTSN: | 8542390050 |
| Schedule B: | 8542390060 |