PDP SEO Portlet

74AUP1G374GW-Q100H

Flip Flop, 74AUP1G374, D, 5.8 ns, 619 MHz, 4 mA, 6 Pins, TSSOP

Manufacturer:Nexperia
Product Category: Logic ICs, Flip Flops
Avnet Manufacturer Part #: 74AUP1G374GW-Q100H
Secondary Manufacturer Part#: 74AUP1G374GW-Q100H
  • Legend Information Icon RoHS 10 Compliant
  • Legend Information Icon Tariff Charges

The 74AUP1G374-Q100 provides the single D-type flip-flop with 3-state output. The flip-flop stores the state of data input (D) that meets the set-up and hold times requirements on the LOW-to-HIGH CP transition. When pin OE is LOW, the contents of the flip-flop is available at the (Q) output. When pin OE is HIGH, the output goes to the high-impedance OFF-state. Operation of input pin OE does not affect the state of the flip-flop. Schmitt trigger action at all inputs makes the circuit tolerant to slower input rise and fall times across the entire VCC range from 0.8 V to 3.6 V. This device ensures a very low static and dynamic power consumption across the entire VCC range from 0.8 V to 3.6 V. This device is fully specified for partial power-down applications using IOFF. The IOFF circuitry disables the output, preventing the damaging backflow current through the device when it is powered down. This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 1) and is suitable for use in automotive applications.

  • Automotive product qualification in accordance with AEC-Q100 (Grade 1)
    • Specified from -40 °C to +85 °C and from -40 °C to +125 °C
  • Wide supply voltage range from 0.8 V to 3.6 V
  • High noise immunity
  • Complies with JEDEC standards:
    • JESD8-12 (0.8 V to 1.3 V)
    • JESD8-11 (0.9 V to 1.65 V)
    • JESD8-7 (1.2 V to 1.95 V)
    • JESD8-5 (1.8 V to 2.7 V)
    • JESD8-B (2.7 V to 3.6 V)
  • ESD protection:
    • MIL-STD-883, method 3015 Class 3A. Exceeds 5000 V
    • HBM JESD22-A114F Class 3A. Exceeds 5000 V
    • MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 O)
  • Low static power consumption; ICC = 0.9 µA (maximum)
  • Latch-up performance exceeds 100 mA per JESD 78 Class II
  • Inputs accept voltages up to 3.6 V
  • Low noise overshoot and undershoot < 10 % of VCC
  • IOFF circuitry provides partial Power-down mode operation

Technical Attributes

Find Similar Parts

Description Value
No
Single-Ended
Tin
AUP
D-Type
260
-4 mA
20.5@1.1 to 1.3V|11.6@1.4 to 1.6V|9.1@1.65 to 1.95V|6.5@2.3 to 2.7V|5.8@3 to 3.6V ns
0.0005 mA
Surface Mount
MSL 1 - Unlimited
1
1
1
1
1
-40 to 125 °C
Single-Ended
3-State
6SC-88
6
Non-Inverting
2.2(Max) x 1.35(Max) x 1(Max)
30 pF
No
Automotive
SC-88
Positive-Edge
1.8|2.5|3.3 V

ECCN / UNSPSC / COO

Description Value
Country of Origin: RECOVERY FEE
ECCN: EAR99
HTSN: 8542390050
Schedule B: 8542390060
In Stock :  0
Additional inventory
Factory Lead Time: 84 Weeks
Price for: Each
Quantity:
Min:9000  Mult:3000  
USD $:
9000+
$0.09898
18000+
$0.09848
36000+
$0.09797
72000+
$0.09746
144000+
$0.09696