MT41J128M16JT-125:K

MT41J128M16JT-125:K is a DDR3 SDRAM. The DDR3 SDRAM uses a double data rate architecture to achieve high-speed operation. The double data rate architecture is an 8n-prefetch architecture with an interface designed to transfer two data words per clock cycle at the I/O pins. A single read or write operation for the DDR3 SDRAM effectively consists of a single 8n-bit-wide, four-clock-cycle data transfer at the internal DRAM core and eight corresponding n-bit-wide, one-half-clock-cycle data transfers at the I/O pins. The DDR3 SDRAM operates from a differential clock (CK and CK#). The crossing of CK going HIGH and CK# going LOW is referred to as the positive edge of CK. The control, command, and address signals are registered at every positive edge of CK. Input data is registered on the first rising edge of DQS after the WRITE preamble, and output data is referenced on the first rising edge of DQS after the READ preamble.

• VDD = VDDQ = 1.5V ±0.075V, 1.5V centre-terminated push/pull I/O
• Differential bidirectional data strobe, 8n-bit prefetch architecture, 8 internal banks
• Nominal and dynamic on-die termination (ODT) for data, strobe, and mask signals
• Fixed burst length (BL) of 8 and burst chop (BC) of 4 (via the mode register set [MRS])
• Self refresh temperature (SRT), automatic self refresh (ASR)
• Write levelling, multipurpose register, output driver calibration
• 128 Meg x 16 configuration
• tCK = 1.25ns, CL = 11 speed grade
• 96-ball 8mm x 14mm FBGA package
• Commercial temperature range from 0 to 95°C