PDP SEO Portlet

SY89112UMY

Clock Buffer, Fanout, 2 GHz to 12 Outputs, 3 V to 3.6 V, 44 Pins, QFN-EP

Manufacturer:Microchip
Product Category: Clock & Timing, Clock Buffers
Avnet Manufacturer Part #: SY89112UMY
Secondary Manufacturer Part#: SY89112UMY
  • Legend Information Icon RoHS 10 Compliant
  • Legend Information Icon Tariff Charges

The SY89112U is a low-jitter, low-skew, high-speed LVPECL 1:12 differential fanout buffer optimized for precision telecom and enterprise server distribution applications. The input includes a 2:1 MUX for clock switchover application. Unlike other multiplexers, this input includes a unique isolation design to minimize channel-tochannel crosstalk. The SY89112U distributes clock frequencies from DC to >2GHz guaranteed over temperature and voltage. The SY89112U incorporates a synchronous output enable (EN) so that the outputs will only be enabled/disabled when they are already in the LOW state. This reduces the chance of generating “runt” clock pulses. The SY89112U differential input includes Micrel’s unique, patent-pending 3-pin input termination architecture that directly interfaces to any differential signal (AC- or DCcoupled) as small as 100mV (200mVpp) without any level shifting or termination resistor networks in the signal path. For AC-coupled input interface, an on-board output reference voltage (VREF-AC) is provided to bias the center-tap (VT) pin. The outputs are 800mV, 100Kcompatible LVPECL with fast rise/fall times guaranteed to be less than 220ps. The SY89112U operates from a 2.5V ±5% or 3.3V ±10% supply and is guaranteed over the full industrial temperature range of -40°C to +85°C. The SY89112U is part of Micrel’s high-speed, Precision Edge® product line.

Selects between 1 of 2 inputs, and provides 12 precision, low skew LVPECL output copies Guaranteed AC performance over temperature and voltage: DC to >2GHz throughput <550ps propagation delay CLK-to-Q <220ps rise/fall time <25ps output-to-output skew Ultra-low jitter design: 50fsRMS phase jitter (typ.) <0.7psRMS crosstalk induced jitter Unique, patent-pending input termination and VT pin accepts DC-coupled and AC-coupled differential inputs Unique, patent-pending 2:1 input MUX provides superior isolation to minimize channel-to-channel crosstalk 800mV, 100K LVPECL output swing Power supply 2.5V +5% or 3.3V +10% Industrial temperature range -40°C to +85°C Available in 44-pin (7mm x 7mm) QFN package

Technical Attributes

Find Similar Parts

Description Value
Fanout Buffer
QFN-EP
3000 MHz
2 GHz
CMOS, TTL
2
12
44
85 °C
-40 °C
LVPECL
SY89112U Series
3.6 Vdc
3 Vdc

ECCN / UNSPSC / COO

Description Value
Country of Origin: RECOVERY FEE
ECCN: EAR99
HTSN: 8542390050
Schedule B: 8542390060
In Stock :  0
Additional inventory
Factory Lead Time: 49 Weeks
Price for: Each
Quantity:
Min:260  Mult:260  
USD $:
260+
$8.97143
520+
$8.48649
1040+
$8.26316
2080+
$8.05128
4160+
$7.85