PDP SEO Portlet

SST26VF064BT-104I/TD

Flash Serial 3V 64Mbit 64M x 1Bit 24-Pin TBGA T/R

Manufacturer:Microchip
Product Category: Memory, Flash Memory
Avnet Manufacturer Part #: SST26VF064BT-104I/TD
Secondary Manufacturer Part#: SST26VF064BT-104I/TD
  • Legend Information Icon RoHS 10 Compliant
  • Legend Information Icon Tariff Charges

The Serial Quad I/O (SQI) family of flash-memory devices features a six-wire, 4-bit I/O interface that allows for low-power, high-performance operation in a low pin-count package. SST26VF064B/064BA also support full command-set compatibility to traditional Serial Peripheral Interface (SPI) protocol. System designs using SQI flash devices occupy less board space and ultimately lower system costs. All members of the 26 Series, SQI family are manufactured with proprietary, high-performance CMOS SuperFlash technology. The split-gate cell design and thickoxide tunneling injector attain better reliability and manufacturability compared with alternate approaches. The SST26VF064B significantly improve performance and reliability, while lowering power consumption. These devices write (Program or Erase) with a single power supply of 2.7-3.6V. The total energy consumed is a function of the applied voltage, current, and time of application. Since for any given voltage range, the SuperFlash technology uses less current to program and has a shorter erase time, the total energy consumed during any Erase or Program operation is less than alternative flash memory technologies. SST26VF064B are offered in 8-contact WDFN (6 mm x 5 mm), 8-lead SOIJ (200 mil), 16-lead SOIC (300 mil), and 24-ball TBGA. Two configurations are available upon order: SST26VF064B default at power-up has the WP# and Hold# pins enabled and SST26VF064BA default at power-up has the WP# and Hold# pins disabled.

  • Single Voltage Read and Write Operations - 2.7-3.6V
  • Serial Interface Architecture - Nibble-wide multiplexed I/O’s with SPI-like serial command structure - Mode 0 and Mode 3 - x1/x2/x4 Serial Peripheral Interface (SPI) Protocol
  • High Speed Clock Frequency - 104 MHz max
  • Burst Modes - Continuous linear burst - 8/16/32/64 Byte linear burst with wrap-around
  • Superior Reliability - Endurance: 100,000 Cycles (min) - Greater than 100 years Data Retention
  • Low Power Consumption: - Active Read current: 15 mA (typical @ 104 MHz) - Standby Current: 15 µA (typical)
  • Page-Program - 256 Bytes per page in x1 or x4 mode
  • End-of-Write Detection - Software polling the BUSY bit in status register
  • Flexible Erase Capability - Uniform 4 KByte sectors - Four 8 KByte top and bottom parameter overlay blocks - One 32 KByte top and bottom overlay block - Uniform 64 KByte overlay blocks
  • Write-Suspend - Suspend Program or Erase operation

Technical Attributes

Find Similar Parts

Description Value
8 ns
Sectored
Symmetrical
Yes
104 MHz
64 Mbit
No
Yes
Serial
Serial
Tin-Silver-Copper
Bottom|Top
260
0.05/Chip s
20 mA
1.5/Page ms
8 ns
64 Mbit
Surface Mount
MSL 3 - 168 hours
24
1 Bit
64 MWords
-40 to 85 °C
105 °C
-40 °C
24TBGA
24
8 x 6 x 0.85
25 mA
2.7 to 3.6 V
No
Industrial
No
TBGA
3.6 V
2.3 V
3 V
3.0000 V

ECCN / UNSPSC / COO

Description Value
Country of Origin: RECOVERY FEE
ECCN: 3A991.B.1.A
HTSN: 8542320051
Schedule B: 8542320040
In Stock :  0
Additional inventory
Factory Lead Time: 49 Weeks
Price for: Each
Quantity:
Min:2500  Mult:2500  
USD $:
2500+
$4.15714
5000+
$3.93243
10000+
$3.82895
20000+
$3.73077
40000+
$3.6375