PDP SEO Portlet

SST26VF064B-104I/MF

Flash Memory, Quad I/O, Serial NOR, 64 Mbit, 8M x 8bit, SPI, WDFN, 8 Pins

Manufacturer:Microchip
Product Category: Memory, Flash Memory
Avnet Manufacturer Part #: SST26VF064B-104I/MF
Secondary Manufacturer Part#: SST26VF064B-104I/MF
  • Legend Information Icon RoHS 10 Compliant
  • Legend Information Icon Tariff Charges

The Serial Quad I/O™ (SQI™) family of flash-memory devices features a six-wire, 4-bit I/O interface that allows for low-power, high-performance operation in a low pin-count package. SST26VF064B also support full command-set compatibility to traditional Serial Peripheral Interface (SPI) protocol. System designs using SQI flash devices occupy less board space and ultimately lower system costs. All members of the 26 Series, SQI family are manufactured with proprietary, high-performance CMOS SuperFlash® technology. The split-gate cell design and thickoxide tunneling injector attain better reliability and manufacturability compared with alternate approaches. SST26VF064B significantly improve performance and reliability, while lowering power consumption. These devices write (Program or Erase) with a single power supply of 2.7-3.6V. The total energy consumed is a function of the applied voltage, current, and time of application. Since for any given voltage range, the SuperFlash technology uses less current to program and has a shorter erase time, the total energy consumed during any Erase or Program operation is less than alternative flash memory technologies. SST26VF064B are offered in 8-contact WDFN (6 mm x 5 mm or 6mm x 8mm), 8-lead SOIJ (5.28 mm), 16-lead SOIC (7.50 mm), and 24-ball TBGA. Two configurations are available upon order. SST26VF064B default at power-up has the WP# and HOLD# pins enabled, and the SIO3 and SIO4 pins disabled, to initiate SPI-protocol operations.

Single Voltage Read and Write Operations - 2.7-3.6V Serial Interface Architecture Nibble-wide multiplexed I/O’s with SPI-like serial command structure Mode 0 and Mode 3 - x1/x2/x4 Serial Peripheral Interface (SPI) Protocol High Speed Clock Frequency 104 MHz max Burst Modes Continuous linear burst 8/16/32/64 Byte linear burst with wrap-around Superior Reliability Endurance: 100,000 Cycles (min) Greater than 100 years Data Retention Low Power Consumption: Active Read current: 15 mA (typical @ 104 MHz) Standby Current: 15 µA (typical) Fast Erase Time Sector/Block Erase: 18 ms (typ), 25ms (max) Chip Erase: 35 ms (typ), 50 ms (max) Page-Program - 256 Bytes per page in x1 or x4 mode End-of-Write Detection Software polling the BUSY bit in status register Flexible Erase Capability Uniform 4 KByte sectors - Four 8 KByte top and bottom parameter overlay blocks One 32 KByte top and bottom overlay block Uniform 64 KByte overlay blocks Write-Suspend - Suspend Program or Erase operat

Technical Attributes

Find Similar Parts

Description Value
8 ns
Sectored
Symmetrical
Yes
104 MHz
64 Mbit
No
Yes
Serial (SPI)
Matte Tin
Bottom|Top
260
0.05/Chip s
20 mA
1.5/Page ms
8 ns
64 Mbit
Surface Mount
MSL 3 - 168 hours
8
1 Bit
64 MWords
-40 to 85 °C
85 °C
-40 °C
8WDFN
8
5 x 6 x 0.73
25 mA
2.7 to 3.6 V
No
Industrial
No
WDFN
3.6 V
2.7 V
3.3 V
3.0000 V

ECCN / UNSPSC / COO

Description Value
Country of Origin: RECOVERY FEE
ECCN: 3A991.B.1.A
HTSN: 8542320051
Schedule B: 8542320040
In Stock :  69
Ships in 1 bus. day
Additional inventory
Factory Lead Time: 28 Weeks
Price for: Each
Quantity:
Min:294  Mult:98  
USD $:
98+
$3.33333
196+
$3.26797
392+
$3.22165
784+
$3.17662
1568+
$3.125