PDP SEO Portlet

ATF1504AS-10AU100

CPLD, EEPROM, 64 Macrocells, 64 I/O's, TQFP, 100 Pins, 10

Manufacturer:Microchip
Product Category: Programmable Logic, CPLDs
Avnet Manufacturer Part #: ATF1504AS-10AU100
Secondary Manufacturer Part#: ATF1504AS-10AU100
  • Legend Information Icon RoHS 10 Compliant
  • Legend Information Icon Tariff Charges

The ATF1504AS is a high-performance, high-density Complex Programmable Logic Device (CPLD) which utilizes the proven electrically-erasable memory technology. With 64 logic macrocells and up to 68 inputs, it easily integrates logic from several TTL, SSI, MSI, LSI, and classic PLDs. The ATF1504AS enhanced routing switch matrices increases usable gate count and the odds of successful pin-locked design modifications. The ATF1504AS has up to 68 bi-directional I/O pins and four dedicated input pins, depending on the type of device package selected. Each dedicated pin can also serve as a global control signal, register clock, register reset, or output enable. Each of these control signals can be selected for use individually within each macrocell. Each of the 64 macrocells generates a buried feedback which goes to the global bus. Each input and I/O pin also feeds into the global bus. The switch matrix in each logic block then selects 40 individual signals from the global bus. Each macrocell also generates a fold back logic term which goes to a regional bus. Cascade logic between macrocells in the ATF1504AS allows fast, efficient generation of complex logic functions. The ATF1504AS contains four such logic chains; each capable of creating sum term logic with a fan-in of up to 40 product terms.

  • High-density, High-performance, Electrically-erasable Complex Programmable Logic Device ? 64 Macrocells ? 5 Product Terms per Macrocell, Expandable up to 40 per Macrocell ? 44, 84, 100 Pins ? 7.5ns Maximum Pin-to-pin Delay ? Registered Operation up to 125MHz ? Enhanced Routing Resources
  • In-System Programmability (ISP) via JTAG
  • Flexible Logic Macrocell ? D/T/Latch Configurable Flip-flops ? Global and Individual Register Control Signals ? Global and Individual Output Enable ? Programmable Output Slew Rate ? Programmable Output Open Collector Option ? Maximum Logic Utilization by Burying a Register with a COM Output
  • Advanced Power Management Features ? Automatic µA Standby for “L” Version ? Pin-controlled 1mA Standby Mode ? Programmable Pin-keeper Circuits on Inputs and I/Os ? Reduced-power Feature per Macrocell
  • Available in Commercial and Industrial Temperature Ranges
  • Available in 44-lead and 84-lead PLCC; 44-lead and 100-lead TQFP

Technical Attributes

Find Similar Parts

Description Value
TQFP
Surface Mount
64
100
64
85 °C
-40 °C

ECCN / UNSPSC / COO

Description Value
Country of Origin: RECOVERY FEE
ECCN: 3A991.A.2
HTSN: 8542310055
Schedule B: 8542310055
In Stock :  90.0
Ships in 1 bus. day
Additional inventory
Factory Lead Time: 70 Weeks
Price for: Each
Quantity:
Min:90  Mult:1  
USD $:
90+
$5.64
180+
$5.52941
360+
$5.45103
720+
$5.37484
1440+
$5.2875