PDP SEO Portlet

IS61NLF25636B-7.5TQLI

SRAM Chip Sync Quad 3.3V 9M-Bit 256K x 36 7.5ns 100-Pin LQFP

Manufacturer:ISSI
Product Category: Memory, SRAMs
Avnet Manufacturer Part #: IS61NLF25636B-7.5TQLI
Secondary Manufacturer Part#: IS61NLF25636B-7.5TQLI
  • Legend Information Icon RoHS 10 Compliant
  • Legend Information Icon Tariff Charges

The 9 Meg product family features high-speed, low-power synchronous static RAMs designed to provide a burstable, high-performance, 'no wait' state, device for networking and communications applications. They are organized as 256K words by 36 bits, fabricated with advanced CMOS technology. Incorporating a 'no wait' state feature, wait cycles are eliminated when the bus switches from read to write, or write to read. This device integrates a 2-bit burst counter, high-speed SRAM core, and high-drive capability outputs into a single monolithic circuit. All synchronous inputs pass through registers are controlled by a positive-edge-triggered single clock input. Operations may be suspended and all synchronous inputs ignored when Clock Enable, CKE\ is HIGH. In this state the internal device will hold their previous values. All Read, Write and Deselect cycles are initiated by the ADV input. When the ADV is HIGH the internal burst counter is incremented. New external addresses can be loaded when ADV is LOW. Write cycles are internally self-timed and are initiated by the rising edge of the clock inputs and when WE\ is LOW. Separate byte enables allow individual bytes to be written. A burst mode pin (MODE) defines the order of the burst sequence. When tied HIGH, the interleaved burst sequence is selected. When tied LOW, the linear burst sequence is selected.

  • 100 percent bus utilization
  • No wait cycles between Read and Write
  • Internal self-timed write cycle
  • Individual Byte Write Control
  • Single Read/Write control pin
  • Clock controlled, registered address, data and control
  • Interleaved or linear burst sequence control using MODE input
  • Three chip enables for simple depth expansion and address pipelining
  • Power Down mode
  • Common data inputs and data outputs
  • CKE pin to enable clock and suspend operation
  • JEDEC 100-pin QFP, 119-ball BGA, and 165- ball BGA packages
  • Power supply:
    • NLF: Vdd 3.3V (± 5%), Vddq 3.3V/2.5V (± 5%)
    • NVF: Vdd 2.5V (± 5%), Vddq 2.5V (± 5%)
  • JTAG Boundary Scan for BGA packages
  • Industrial temperature available
  • Lead-free available

Technical Attributes

Find Similar Parts

Description Value
18 Bit
Flow-Through
117 MHz
9 Mbit
Matte Tin
260 °C
117 MHz
120 mA
7.5 ns
9 Mbit
Surface Mount
MSL 3 - 168 hours
100
36 Bit
36 Bit
4
256 kWords
-40 to 85 °C
85 °C
-40 °C
100LQFP
100
14 x 20 x 1.4
0
Industrial
3.3 V
3.3000 V

ECCN / UNSPSC / COO

Description Value
Country of Origin: RECOVERY FEE
ECCN: 3A991.B.2.A
HTSN: 8542320041
Schedule B: 8542320040
In Stock :  0
Additional inventory
Factory Lead Time: 84 Weeks
Price for: Each
Quantity:
Min:72  Mult:72  
USD $:
72+
$11.704
144+
$11.248
288+
$10.792
576+
$10.336
1152+
$10.146