PDP SEO Portlet

S25FS512SDSBHI210

NOR Flash Serial-SPI 1.8V 512Mbit 512M x 1bit 8ns 24-Pin FBGA Tray

Manufacturer:Infineon
Product Category: Memory, Flash Memory
Avnet Manufacturer Part #: S25FS512SDSBHI210
Secondary Manufacturer Part#: S25FS512SDSBHI210
  • Legend Information Icon RoHS 10 Compliant
  • Legend Information Icon Tariff Charges

The S25FS512S device is a flash non-volatile memory product using: Mirror Bit technology, that stores two data bits in each memory array transistor, Eclipse architecture that dramatically improves program and erase performance, 65 nm process lithography.The S25FS512S connects to a host system via a Serial Peripheral Interface (SPI). Traditional SPI single bit serial input and output (Single I/O or SIO) is supported as well as optional two-bit (Dual I/O or DIO) and four-bit wide Quad I/O (QIO) or Quad All, also known as Quad Peripheral Interface (QPI) serial commands. This multiple-width interface is called SPI Multi-I/O or MIO. In addition, there are Double Data Rate (DDR) read commands for QIO and QPI that transfer address and read data on both edges of the clock.The S25FS512S products offer high densities coupled with the flexibility and fast performance required by a variety of mobile or embedded applications. They are an excellent solution for systems with limited space, signal connections, and power. They are ideal for code shadowing to RAM, executing code directly (XIP), and storing reprogrammable data.

  • Serial Peripheral Interface (SPI) with Multi-I/O
    • SPI Clock polarity and phase modes 0 and 3
    • Double Data Rate (DDR) option
    • Extended Addressing - 24 or 32-bit address options
    • Serial Command subset and footprint compatible with S25FL-A, S25FL-K, S25FL-P, and S25FL-S SPI families
    • Multi I/O Command subset and footprint compatible with S25FL-P, and S25FL-S SPI families
  • Read
    • Commands: Normal, Fast, Dual I/O, Quad I/O, DDR Quad I/O
    • Modes: Burst Wrap, Continuous (XIP), Quad All (QPI)
    • Serial Flash Discoverable Parameters (SFDP) and Common Flash Interface (CFI), for configuration information.
  • Program
    • 256 or 512 Bytes Page Programming buffer
    • Program suspend and resume Erase
  • Hybrid sector option
    • Physical set of eight 4-kbytes sectors and one 224-kbytes sector at the top or bottom of address space with all remaining sectors of 256 kbytes
    • Uniform se

Technical Attributes

Find Similar Parts

Description Value
8 ns
Sectored
Asymmetrical
No
NOR
80 MHz
512 Mbit
No
Yes
Serial-SPI
SPI
Tin-Silver-Copper
260
720/Chip s
90 mA
2/Page ms
8 ns
512 Mbit
Surface Mount
MSL 3 - 168 hours
24
1 Bit
512 MWords
-40 to 85 °C
85 °C
-40 °C
24FBGA
24
8 x 6 x 0.9(Max)
100 mA
1.7 to 2 V
No
Industrial
No
FBGA
1.8 V
1.8000 V

ECCN / UNSPSC / COO

Description Value
Country of Origin: RECOVERY FEE
ECCN: 3A991.B.1.A
HTSN: 8542320071
Schedule B: 8542320070
In Stock :  0
Additional inventory
Factory Lead Time: 2 Weeks
Price for: Each
Quantity:
Min:197  Mult:1  
USD $:
197+
$3.62712
394+
$3.57632
788+
$3.52552
1576+
$3.47472
3152+
$3.42392