PDP SEO Portlet

CY7C1061AV33-10ZXI

SRAM Chip Async Single 3.3V 16M-Bit 1M x 16 10ns 54-Pin TSOP-II

Manufacturer:Infineon
Product Category: Memory, SRAMs
Avnet Manufacturer Part #: CY7C1061AV33-10ZXI
Secondary Manufacturer Part#: CY7C1061AV33-10ZXI
  • Legend Information Icon RoHS 10 Compliant
  • Legend Information Icon Tariff Charges

The CY7C1061AV33-10ZXI is a 16MB high performance CMOS Static Random Access Memory (SRAM) organized as 1048576 words by 16-bit. To write to the device, enable the chip while forcing the write enable input LOW. If byte low enable is LOW, then data from I/O pins, is written into the location specified on the address pins. If byte high enable is LOW, then data from I/O pins is written into the location specified on the address pins. To read from the device, enable the chip by taking CE1 LOW and CE2 HIGH while forcing the output enable LOW and the write enable HIGH. If byte low enable is LOW, then data from the memory location specified by the address pins will appear on I/O0 to I/O7. If byte high enable (BHE) is LOW, then data from memory will appear on I/O8 to I/O15. The input/output pins are placed in a high-impedance state when the device is deselected, the outputs are disabled, the BHE and BLE are disabled or a write operation is in progress.

  • High speed - 10ns
  • Low active power
  • 2V Data retention
  • Automatic power-down when deselected
  • TTL-compatible inputs and outputs
  • Easy memory expansion with CE and OE

Technical Attributes

Find Similar Parts

Description Value

ECCN / UNSPSC / COO

Description Value
Country of Origin: RECOVERY FEE
ECCN: 3A991.B.2.A
HTSN: 8542320041
Schedule B: 8542320040
In Stock :  0
Additional inventory
Factory Lead Time: 2 Weeks
Price for: Each
Quantity:
Min:21  Mult:1  
USD $:
21+
$35.321
42+
$34.07365
84+
$32.604
168+
$31.7395
336+
$30.875