GS881E32CGT-300I
SRAM Chip Sync Quad 2.5V/3.3V 8M-Bit 256K x 32 5ns/2.5ns 100-Pin TQFP Tray
Click image to enlarge
Manufacturer:Gsi Technology
Avnet Manufacturer Part #: GS881E32CGT-300I
Secondary Manufacturer Part#: GS881E32CGT-300I
-
RoHS 10 Compliant -
Tariff Charges
- FT pin for user-configurable flow through or pipeline operation
- Dual Cycle Deselect (DCD) operation
- IEEE 1149.1 JTAG-compatible Boundary Scan
- 1.8 V or 2.5 V +10%/–10% core power supply
- 1.8 V or 2.5 V I/O supply
- LBO pin for Linear or Interleaved Burst mode
- Internal input resistors on mode pins allow floating mode pins
- Default to Interleaved Pipeline mode
- Byte Write (BW) and/or Global Write (GW) operation
- Internal self-timed write cycle
- Automatic power-down for portable applications
- JEDEC-standard 100-lead TQFP and 165-bump BGA packages
- RoHS-compliant 100-lead TQFP and 165-bump BGA packages available
Technical Attributes
Find Similar Parts
| Description | Value | |
|---|---|---|
| 18 Bit | ||
| Flow-Through|Pipelined | ||
| 300 MHz | ||
| SDR | ||
| 8 Mbit | ||
| Matte Tin | ||
| 260 | ||
| 185@Flow-Through|245@Pipelined mA | ||
| 2.7, 3.6 V | ||
| 5@Flow-Through|2.5@Pipelined ns | ||
| 8 Mbit | ||
| 2.3, 3 V | ||
| Surface Mount | ||
| MSL 3 - 168 hours | ||
| 100 | ||
| 32 Bit | ||
| 32 Bit | ||
| 4 | ||
| 256 kWords | ||
| -40 to 85 °C | ||
| 85 °C | ||
| -40 °C | ||
| 100TQFP | ||
| 100 | ||
| 20 x 14 x 1.4 mm | ||
| No | ||
| Industrial | ||
| Synchronous SRAM | ||
| TQFP | ||
| 2.7, 3.6 V | ||
| 2.3, 3 V | ||
| 2.5, 3.3 V | ||
| Synchronous | ||
| 2.5, 3.3 V |
ECCN / UNSPSC / COO
| Description | Value |
|---|---|
| Country of Origin: | RECOVERY FEE |
| ECCN: | 3A991.B.2.B |
| HTSN: | 8542320041 |
| Schedule B: | 8542320040 |
Factory Lead Time: