GS88018CGT-200
SRAM Chip Sync Dual 2.5V/3.3V 9M-Bit 512K x 18 6.5ns/3ns 100-Pin TQFP
Click image to enlarge
Manufacturer:Gsi Technology
Avnet Manufacturer Part #: GS88018CGT-200
Secondary Manufacturer Part#: GS88018CGT-200
-
RoHS 10 Compliant -
Tariff Charges
- FT pin for user-configurable flow through or pipeline operation
- Single Cycle Deselect (SCD) operation
- 2.5 V or 3.3 V +10%/–10% core power supply
- 2.5 V or 3.3 V I/O supply
- LBO pin for Linear or Interleaved Burst mode
- Internal input resistors on mode pins allow floating mode pins
- Default to Interleaved Pipeline mode
- Byte Write (BW) and/or Global Write (GW) operation
- Internal self-timed write cycle
- Automatic power-down for portable applications
- JEDEC-standard 100-lead TQFP package
- RoHS-compliant 100-lead TQFP package available
Technical Attributes
Find Similar Parts
| Description | Value | |
|---|---|---|
| 19 Bit | ||
| Flow-Through|Pipelined | ||
| 200 MHz | ||
| SDR | ||
| 9 Mbit | ||
| Matte Tin | ||
| 260 | ||
| 130@Flow-Through|155@Pipelined mA | ||
| 2.7, 3.6 V | ||
| 6.5@Flow-Through|3@Pipelined ns | ||
| 9 Mbit | ||
| 2.3, 3 V | ||
| Surface Mount | ||
| MSL 3 - 168 hours | ||
| 100 | ||
| 18 Bit | ||
| 18 Bit | ||
| 2 | ||
| 512 kWords | ||
| 0 to 70 °C | ||
| 70 °C | ||
| 0 °C | ||
| 100TQFP | ||
| 100 | ||
| 20 x 14 x 1.4 mm | ||
| No | ||
| Commercial | ||
| TQFP | ||
| 3.6, 3.6 V | ||
| 3, 3 V | ||
| 3.3, 3.3 V | ||
| Synchronous | ||
| 2.5, 3.3 V |
ECCN / UNSPSC / COO
| Description | Value |
|---|---|
| Country of Origin: | RECOVERY FEE |
| ECCN: | 3A991.B.2.B |
| HTSN: | 8542320041 |
| Schedule B: | 8542320040 |
Factory Lead Time: