GS8662S18BD-350

GS8662S18BD are built in compliance with the Sigma SIO DDR-II SRAM pin out standard for Separate I/O synchronous SRAMs. They are 75,497,472-bit (72Mb) SRAMs. These are the first in a family of wide, very low voltage HSTL I/O SRAMs designed to operate at the speeds needed to implement economical high performance networking systems.

• Simultaneous Read and Write Sigma SIO™ Interface
• JEDEC-standard pin out and package
• Dual Double Data Rate interface
• Byte Write controls sampled at data-in time
• DLL circuitry for wide output data valid window and future frequency scaling
• Burst of 2 Read and Write
• 1.8 V +100/–100 mV core power supply
• 1.5 V or 1.8 V HSTL Interface
• Pipelined read operation
• Fully coherent read and write pipelines
• ZQ mode pin for programmable output drive strength
• IEEE 1149.1 JTAG-compliant Boundary Scan
• 13 mm x 15 mm, 165 FPBGA
• RoHS-compliant 165-bump BGA package available
• 6MB product family
• Default to SCD x18 Interleaved Pipeline mode