74AVC4T245PW,118 | Nexperia 转换器/电平转换器 | Avnet Asia Pacific

闲置警告对话框

由于闲置,您的会话即将超时。请单击“确定”以将您的时间额外延长 30 分钟。

74AVC4T245PW,118

Voltage Level Translator CMOS/LVTTL 16-Pin TSSOP T/R

74AVC4T245PW,118 | 转换器/电平转换器 | Nexperia
Nexperia
制造商: Nexperia
安富利制造商模型#: 74AVC4T245PW,118
RoHS 6 Compliant
Star

The 74AVC4T245 is an 4-bit, dual supply transceiver that enables bidirectional level translation. The device can be used as two 2-bit transceivers or as a 4-bit transceiver. It features four 2-bit input-output ports (nAn and nBn), a direction control input (nDIR), a output enable input (nOE) and dual supply pins (Vcc(A) and Vcc(B)). Both Vcc(A) and Vcc(B) can be supplied at any voltage between 0.8 V and 3.6 V making the device suitable for translating between any of the low voltage nodes (0.8 V, 1.2 V, 1.5 V, 1.8 V, 2.5 V and 3.3 V). Pins nAn, nOE and nDIR are referenced to Vcc(A) and pins nBn are referenced to Vcc(B). A HIGH on nDIR allows transmission from nAn to nBn and a LOW on nDIR allows transmission from nBn to nAn. The output enable input (nOE) can be used to disable the outputs so the buses are effectively isolated. The device is fully specified for partial power-down applications using Ioff. The Ioff circuitry disables the output, preventing any damaging backflow current through the device when it is powered down. In suspend mode when either Vcc(A) or Vcc(B) are at GND level, both nAn and nBn are in the high-impedance OFF-state.

技术参数

  • Wide supply voltage range:
    • Vcc(A): 0.8 V to 3.6 V
    • Vcc(B): 0.8 V to 3.6 V
  • Complies with JEDEC standards:
    • JESD8-12 (0.8 V to 1.3 V)
    • JESD8-11 (0.9 V to 1.65 V)
    • JESD8-7 (1.2 V to 1.95 V)
    • JESD8-5 (1.8 V to 2.7 V)
    • JESD8-B (2.7 V to 3.6 V)
  • ESD protection:
    • HBM JESD22-A114E Class 3B exceeds 8000 V
    • MM JESD22-A115-A exceeds 200 V
    • CDM JESD22-C101C exceeds 1000 V
  • Maximum data rates:
    • 380 Mbit/s (≥1.8 V to 3.3 V translation)
    • 200 Mbit/s (≥ 1.1 V to 3.3 V translation)
    • 200 Mbit/s (≥ 1.1 V to 2.5 V translation)
    • 200 Mbit/s (≥ 1.1 V to 1.8 V translation)
    • 150 Mbit/s (≥ 1.1 V to 1.5 V translation)
    • 100 Mbit/s (≥ 1.1 V to 1.2 V translation)
  • Suspend mode
  • Latch-up performance exceeds 100 mA per JESD 78 Class II
  • Inputs accept voltages up to 3.6 V
  • Ioff circuitry provides partial Power-down mode operation
  • Multiple package options
  • Specified from -40 °C to +85 °C and -40 °C to +125 °C

技术特性

查找类似的料号
描述
最高工作温度 125 °C
Maximum Quiescent Current 70 uA
最大电源电压 3.6 V
集成电路外壳/封装 TSSOP
最低工作温度 -40 °C
工作温度 -40 to 125 °C
逻辑功能 Voltage Level Translator
输入类型 3-State
Maximum Propagation Delay Time @ Maximum CL 6@3.3V ns
Core Part Number 74AVC4T245
工作电源电压 0.8 to 3.6 V
传播时延 12 ns
最小电源电压 0.8 V
输出电流 12 mA
输入数量 4
逻辑类型 Transceiver, Translating
筛选级别 Extended Industrial
Maximum High Level Output Current -12 mA
Maximum Low Level Output Current 12 mA
引脚数 16
Translation CMOS/LVTTL

ECCN / UNSPSC

描述
ECCN: EAR99
计划交货期 B: 8542390000
HTSN: 8542390001
全部清除 比较 (0/10)