XC6VHX250T-1FFG1154C | AMD FPGA | Avnet Asia Pacific

闲置警告对话框

由于闲置,您的会话即将超时。请单击“确定”以将您的时间额外延长 30 分钟。

XC6VHX250T-1FFG1154C

FPGA Virtex-6 HXT Family 251904 Cells 40nm (CMOS) Technology 1V 1154-Pin FC-BGA

XC6VHX250T-1FFG1154C | FPGA | AMD
AMD
制造商: AMD
产品分类: 可编辑逻辑, FPGA
安富利制造商模型#: XC6VHX250T-1FFG1154C
RoHS 10 Exempt

The Virtex®-6 family provides the newest, most advanced features in the FPGA market. Virtex-6 FPGAs are the programmable silicon foundation for Targeted Design Platforms that deliver integrated software and hardware components to enable designers to focus on innovation as soon as their development cycle begins. Using the third-generation ASMBL (Advanced Silicon Modular Block) columnbased architecture, the Virtex-6 family contains multiple distinct sub-families. This overview covers the devices in the LXT, SXT, and HXT sub-families. Each sub-family contains a different ratio of features to most efficiently address the needs of a wide variety of advanced logic designs. In addition to the high-performance logic fabric, Virtex-6 FPGAs contain many built-in system-level blocks. These features allow logic designers to build the highest levels of performance and functionality into their FPGA-based systems. Built on a 40 nm state-of-theart copper process technology, Virtex-6 FPGAs are a programmable alternative to custom ASIC technology. Virtex-6 FPGAs offer the best solution for addressing the needs of high-performance logic designers, high-performance DSP designers, and high-performance embedded systems designers with unprecedented logic, DSP, connectivity, and soft microprocessor capabilities.

技术参数

  • Virtex-6 HXT FPGAs: Highest bandwidth serial connectivity
  • Advanced, high-performance FPGA Logic
  • Real 6-input look-up table (LUT) technology
  • Dual LUT5 (5-input LUT) option
  • LUT/dual flip-flop pair for applications requiring rich register mix
  • Improved routing efficiency
  • 64-bit (or two 32-bit) distributed LUT RAM option per 6-input LUT
  • SRL32/dual SRL16 with registered outputs option
  • Powerful mixed-mode clock managers (MMCM)
  • MMCM blocks provide zero-delay buffering, frequency synthesis, clock-phase shifting, inputjitter filtering, and phase-matched clock division
  • 36-Kb block RAM/FIFOs
  • Dual-port RAM blocks
  • Programmable
    • Dual-port widths up to 36 bits
    • Simple dual-port widths up to 72 bits
  • Enhanced programmable FIFO logic
  • Built-in optional error-correction circuitry
  • Optionally use each block as two independent 18 Kb blocks
  • High-performance parallel SelectIO™ technology
  • 1.2 to 2.5V I/O operation
  • Source-synchronous interfacing using ChipSync™ technology
  • Digitally controlled impedance (DCI) active termination
  • Flexible fine-grained I/O banking
  • High-speed memory interface support with integrated write-leveling capability
  • Advanced DSP48E1 slices
  • 25 x 18, two's complement multiplier/accumulator
  • Optional pipelining
  • New optional pre-adder to assist filtering applications
  • Optional bitwise logic functionality
  • Dedicated cascade connections
  • Flexible configuration options
  • SPI and Parallel Flash interface
  • Multi-bitstream support with dedicated fallback reconfiguration logic
  • Automatic bus width detection
  • System Monitor capability on all devices
  • On-chip/off-chip thermal and supply voltage monitoring
  • JTAG access to all monitored quantities
  • Integrated interface blocks for PCI Express® designs
  • Compliant to the PCI Express Base Specification 2.0
  • Gen1 (2.5 Gb/s) and Gen2 (5 Gb/s) support with GTX transceivers
  • Endpoint and Root Port capable
  • x1, x2, x4, or x8 lane support per block
  • GTX transceivers: up to 6.6 Gb/s
  • Data rates below 480 Mb/s supported by oversampling in FPGA logic.
  • GTH transceivers: 2.488 Gb/s to beyond 11 Gb/s
  • Integrated 10/100/1000 Mb/s Ethernet MAC block
  • Supports 1000BASE-X PCS/PMA and SGMII using GTX transceivers
  • Supports MII, GMII, and RGMII using SelectIO technology resources
  • 2500Mb/s support available
  • 40 nm copper CMOS process technology
  • 1.0V core voltage (-1, -2, -3 speed grades only)
  • Lower-power 0.9V core voltage option (-1L speed grade only)
  • High signal-integrity flip-chip packaging available in standard or Pb-free package options

技术特性

查找类似的料号
描述
用户输入/输出数量 320
引脚数 1154
速度等级 1
集成电路安装 Surface Mount
集成电路外壳/封装 FCBGA
最高工作温度 85
逻辑单元数量 251

ECCN / UNSPSC

描述
ECCN: 3A991.d
计划交货期 B: PARTS...
HTSN: PARTS...

文档

您需要登录才能查看内容
Add To Bom

文档

标题 下载 类别 发布日期
Virtex-6 FPGA Product Brief Product-Guides 20130331
Virtex-6 Family Overview Product-Guides 20130331
Virtex-6 FPGA Packaging and Pinout Specification Technical-Specifications 20130331
Virtex-6 FPGA Clocking Resources Guide User-Guides 20130331
全部清除 比较 (0/10)