MT48LC4M16A2P-6A IT:J

MT48LC4M16A2P-6A IT:J is a SDR SDRAM. The 64Mb SDRAM is a high-speed CMOS, dynamic random-access memory containing 67,108,864 bits. It is internally configured as a quad-bank DRAM with a synchronous interface (all signals are registered on the positive edge of the clock signal, CLK). Each of the x4’s 16,777,216-bit banks are organized as 4096 rows by 1024 columns by 4 bits. Each of the x8’s 16,777,216-bit banks are organized as 4096 rows by 512 columns by 8 bits. Each of the x16’s 16,777,216-bit banks are organized as 4096 rows by 256 columns by 16 bits. The 64Mb SDRAM is designed to operate in 3.3V memory systems. An auto refresh mode is provided, along with a power-saving, power-down mode. All inputs and outputs are LVTTL-compatible.

• Fully synchronous; all signals registered on positive edge of system clock
• Internal, pipelined operation; column address can be changed every clock cycle
• Internal banks for hiding row access/precharge
• Auto precharge, includes concurrent auto precharge and auto refresh modes
• LVTTL-compatible inputs and outputs
• Single 3.3V ±0.3V power supply
• Timing – cycle time : 6ns at CL = 3
• 4 Meg x 16
• 54-pin TSOP II package
• Industrial operating temperature range from -40°C to +85°C