74HCT373D,653

The 74HC373; 74HCT373 is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL. It is specified in compliance with JEDEC standard no. 7A. The 74HC373; 74HCT373 is an octal D-type transparent latch featuring separate D-type inputs for each latch and 3-state outputs for bus oriented applications. A latch enable (LE) input and an output enable input are common to all latches. The 74HC373; 74HCT373 consists of eight D-type transparent latches with 3-state true outputs. When LE is HIGH, data at the Dn inputs enters the latches. In this condition the latches are transparent, i.e. a latch output will change state each time its corresponding D input changes. When LE is LOW the latches store the information that was present at the D inputs a set-up time preceding the HIGH-to-LOW transition of LE. When output enable is LOW, the contents of the 8 latches are available at the outputs. When output enable is HIGH, the outputs go to the highimpedance OFF-state. Operation of the output enable input does not affect the state of the latches. The 74HC373; 74HCT373 is functionally identical to:

74HC563; 74HCT563: but inverted outputs and different pin arrangement 74HC573; 74HCT573: but different pin arrangement.