74AVC4T245PW-Q100J | Nexperia 轉換器/電平轉換器 | Avnet Asia Pacific

閒置警告對話框

您的階段作業因為閒置而即將逾時。按一下「確定」以延長您的時間 30 分鐘。

74AVC4T245PW-Q100J

Transceiver, Translating, 4 Input, 12 ns, 0.8 V to 3.6 V, 16 Pins, TSSOP

74AVC4T245PW-Q100J | 轉換器/電平轉換器 | Nexperia
Nexperia
製造商: Nexperia
替代料號: 74AVC4T245PW-Q100J
RoHS 6 Compliant

The 74AVC4T245-Q100 is a 4-bit, dual supply transceiver that enables bidirectional level translation. The device can be used as two 2-bit transceivers or as a 4-bit transceiver. It features four 2-bit input-output ports (nAn and nBn), a direction control input (nDIR), an output enable input (nOE) and dual supply pins (VCC(A) and VCC(B)). Both VCC(A) and VCC(B) can be supplied at any voltage between 0.8 V and 3.6 V. This flexibility makes the device suitable for translating between any of the low voltage nodes (0.8 V, 1.2 V, 1.5 V, 1.8 V, 2.5 V and 3.3 V). Pins nAn, nOE and nDIR are referenced to VCC(A) and pins nBn are referenced to VCC(B). A HIGH on nDIR allows transmission from nAn to nBn and a LOW on nDIR allows transmission from nBn to nAn. The output enable input (nOE) can be used to disable the outputs so the buses are effectively isolated. The device is fully specified for partial power-down applications using IOFF. The IOFF circuitry disables the output, preventing any damaging backflow current through the device when it is powered down. In suspend mode when either VCC(A) or VCC(B) are at GND level, both nAn and nBn are in the high-impedance OFF-state. This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 1) and is suitable for use in automotive applications.

技術參數

  • Automotive product qualification in accordance with AEC-Q100 (Grade 1)
    • Specified from -40 °C to +85 °C and from -40 °C to +125 °C
  • Wide supply voltage range:
    • VCC(A): 0.8 V to 3.6 V
    • VCC(B): 0.8 V to 3.6 V
  • Complies with JEDEC standards:
    • JESD8-12 (0.8 V to 1.3 V)
    • JESD8-11 (0.9 V to 1.65 V)
    • JESD8-7 (1.2 V to 1.95 V)
    • JESD8-5 (1.8 V to 2.7 V)
    • JESD8-B (2.7 V to 3.6 V)
  • ESD protection:
    • MIL-STD-883, method 3015 Class 3B exceeds 8000 V
    • HBM JESD22-A114E Class 3B exceeds 8000 V
    • MM JESD22-A115-A exceeds 200 V (C = 200 pf, R = 0 Ω)
  • Maximum data rates:
    • 380 Mbit/s (≥ 1.8 V to 3.3 V translation)
    • 200 Mbit/s (≥ 1.1 V to 3.3 V translation)
    • 200 Mbit/s (≥ 1.1 V to 2.5 V translation)
    • 200 Mbit/s (≥ 1.1 V to 1.8 V translation)
    • 150 Mbit/s (≥ 1.1 V to 1.5 V translation)
    • 100 Mbit/s (≥ 1.1 V to 1.2 V translation)
  • Suspend mode
  • Latch-up performance exceeds 100 mA per JESD 78 Class II
  • Inputs accept voltages up to 3.6 V
  • IOFF circuitry provides partial Power-down mode operation
  • Multiple package options

技術屬性

查找類似的料號
描述
引腳數 16
最高工作溫度 125 °C
最大電源電壓 3.6 V
集成電路外殼/封裝 TSSOP
資質 AEC-Q100
邏輯類型 Transceiver, Translating
傳播時延 12 ns
輸出電流 12 mA
最小電源電壓 0.8 V
邏輯 IC 系列 AVC
輸入數量 4
最低工作溫度 -40 °C

ECCN/UNSPSC

描述
ECCN: EAR99
計劃交貨期 B: 8542390000
HTSN: 8542390001
全部清除 比較 (0/10)