XC3SD3400A-4CSG484C by AMD FPGAs | Avnet Asia Pacific

Inactivity Warning Dialog

Your session is about to timeout due to inactivity. Click OK to extend your time for an additional 30 minutes.

XC3SD3400A-4CSG484C

FPGA Spartan-3A DSP Family 3.4M Gates 53712 Cells 667MHz 90nm Technology 1.2V 484-Pin LCSBGA

XC3SD3400A-4CSG484C in FPGAs by AMD
AMD
Manufacturer: AMD
Product Category: Programmable Logic, FPGAs
Avnet Manufacturer Part #: XC3SD3400A-4CSG484C
RoHS 10 Compliant
NCNR
Obsolete

The Spartan®-3A DSP family of Field-Programmable Gate Arrays (FPGAs) solves the design challenges in most high- volume, cost-sensitive, high-performance DSP applications. The two-member family offers densities ranging from 1.8 to 3.4 million system gates.

The Spartan-3A DSP family builds on the success of the Spartan-3A FPGA family by increasing the amount of memory per logic and adding XtremeDSP DSP48A slices. New features improve system performance and reduce the cost of configuration. These Spartan-3A DSP FPGA enhancements, combined with proven 90 nm process technology, deliver more functionality and bandwidth per dollar than ever before, setting the new standard in the programmable logic and DSP processing industry.

The Spartan-3A DSP FPGAs extend and enhance the Spartan-3A FPGA family. The XC3SD1800A and the XC3SD3400A devices are tailored for DSP applications and have additional block RAM and XtremeDSP DSP48A slices. The XtremeDSP DSP48A slices replace the 18x18 multipliers found in the Spartan-3A devices and are based on the DSP48 blocks found in the Virtex®-4 devices. The block RAMs are also enhanced to run faster by adding an output register. Both the block RAM and DSP48A slices in the Spartan-3A DSP devices run at 250 MHz in the lowest cost, standard -4 speed grade.

Because of their exceptional DSP price/performance ratio, Spartan-3A DSP FPGAs are ideally suited to a wide range of consumer electronics applications, such as broadband access, home networking, display/projection, and digital television.

The Spartan-3A DSP family is a superior alternative to mask programmed ASICs. FPGAs avoid the high initial cost, lengthy development cycles, and the inherent inflexibility of conventional ASICs. Also, FPGA programmability permits design upgrades in the field with no hardware replacement necessary, an impossibility with ASICs.

Key Features

  • Very low cost, high-performance DSP solution for high-volume, cost-conscious applications
  • 250 MHz XtremeDSP DSP48A Slices
  • Dedicated 18-bit by 18-bit multiplier
  • Available pipeline stages for enhanced performance of at least 250 MHz in the standard -4 speed grade
  • 48-bit accumulator for multiply-accumulate (MAC) operation
  • Integrated adder for complex multiply or multiply-add operation
  • Integrated 18-bit pre-adder
  • Optional cascaded Multiply or MAC
  • Hierarchical SelectRAM™ memory architecture
  • Up to 2268 Kbits of fast block RAM with byte write enables for processor applications
  • Up to 373 Kbits of efficient distributed RAM
  • Registered outputs on the block RAM with operation of at least 280 MHz in the standard -4 speed grade
  • Dual-range VCCAUX supply simplifies 3.3V-only design
  • Suspend, Hibernate modes reduce system power
  • Low-power option reduces quiescent current
  • Multi-voltage, multi-standard SelectIO™ interface pins
  • Up to 519 I/O pins or 227 differential signal pairs
  • LVCMOS, LVTTL, HSTL, and SSTL single-ended I/O
  • 3.3V, 2.5V, 1.8V, 1.5V, and 1.2V signaling
  • Selectable output drive, up to 24 mA per pin
  • QUIETIO standard reduces I/O switching noise
  • Full 3.3V ± 10% compatibility and hot swap compliance
  • 622+ Mb/s data transfer rate per differential I/O
  • LVDS, RSDS, mini-LVDS, HSTL/SSTL differential I/O with integrated differential termination resistors
  • Enhanced Double Data Rate (DDR) support
  • DDR/DDR2 SDRAM support up to 333 Mb/s
  • Fully compliant 32-/64-bit, 33/66 MHz PCI support
  • Abundant, flexible logic resources
  • Densities up to 53712 logic cells, including optional shift register
  • Efficient wide multiplexers, wide logic, fast carry logic
  • IEEE 1149.1/1532 JTAG programming/debug port
  • Eight Digital Clock Managers (DCMs)
  • Clock skew elimination (delay locked loop)
  • Frequency synthesis, multiplication, division
  • High-resolution phase shifting
  • Wide frequency range (5 MHz to over 320 MHz)
  • Eight low-skew global clock networks, eight additional clocks per half device, plus abundant low-skew routing
  • Configuration interface to industry-standard PROMs
  • Low-cost, space-saving SPI serial Flash PROM
  • x8 or x8/x16 BPI parallel NOR Flash PROM
  • Low-cost Xilinx® Platform Flash with JTAG
  • Unique Device DNA identifier for design authentication
  • Load multiple bitstreams under FPGA control
  • Post-configuration CRC checking
  • MicroBlaze™ and PicoBlaze™ embedded processor cores
  • BGA and CSP packaging with Pb-free options
  • Common footprints support easy density migration
  • XA Automotive version available

Technical Attributes

Find Similar Parts
Description Value
Operating Temperature Max 85
No. of User I/Os 309
IC Mounting Surface Mount
Speed Grade 4
IC Case / Package CSBGA
No. of Logic Cells 53
No. of Pins 484

ECCN / UNSPSC / COO

Description Value
ECCN: 3A991.d
SCHEDULE B: PARTS...
HTSN: PARTS...

Documents

Please log in to view more information.
Add To Bom

Documents

Title Download Type Date Published
Maxim Integrated wire fpga security Block Diagram Solution-Block-Diagram 40720103
Spartan-3A/AN Family Overview Product-Guides 20130331
CLEAR ALL Compare (0/10)