74LVC2G04GM,115 by Nexperia Gates & Inverters | Avnet Asia Pacific

Inactivity Warning Dialog

Your session is about to timeout due to inactivity. Click OK to extend your time for an additional 30 minutes.

74LVC2G04GM,115

Logic IC, Inverter, Dual, 1 Inputs, 6 Pins, XSON, 74LVC2G04

74LVC2G04GM,115 in Gates & Inverters by Nexperia
Nexperia
Manufacturer: Nexperia
Product Category: Logic ICs, Gates & Inverters
Avnet Manufacturer Part #: 74LVC2G04GM,115
RoHS 6 Compliant

The 74LVC2G04 provides the dual inverting buffer. Inputs can be driven from either 3.3 V or 5 V devices. These features allow the use of these devices in a mixed 3.3 V and 5 V environment. This device is fully specified for partial power-down applications using IOFF. The IOFF circuitry disables the output, preventing the damaging backflow current through the device when it is powered down.

Key Features

  • Wide supply voltage range from 1.65 V to 5.5 V
  • 5 V tolerant inputs for interfacing with 5 V logic
  • High noise immunity
  • Complies with JEDEC standard:
    • JESD8-7 (1.65 V to 1.95 V)
    • JESD8-5 (2.3 V to 2.7 V)
    • JESD8B/JESD36 (2.7 V to 3.6 V)
  • ESD protection:
    • HBM JESD22-A114F exceeds 2000 V
    • MM JESD22-A115-A exceeds 200 V
  • ±24 mA output drive (VCC = 3.0 V)
  • CMOS low power consumption
  • Latch-up performance exceeds 250 mA
  • Direct interface with TTL levels
  • Inputs accept voltages up to 5 V
  • Multiple package options
  • Specified from -40 °C to +85 °C and -40 °C to +125 °C

Technical Attributes

Find Similar Parts
Description Value
Operating Temperature Max 125 °C
No. of Pins 6
IC Case / Package XSON
Operating Temperature Min -40 °C
Supply Voltage Min 1.65 V
Supply Voltage Max 5.5 V
No. of Inputs 1
Output Current 32 mA
Propagation Delay 2.7 ns
No. of Elements Dual
Product Range 74LVC2G04 Series
Logic IC Family 74LVC
Logic Function Inverter

ECCN / UNSPSC / COO

Description Value
ECCN: EAR99
SCHEDULE B: 8542390000
HTSN: 8542390001

Documents

Please log in to view more information.
Add To Bom

Documents

Title Download Type Date Published
Improved BOM of leadless 5/6 pad packages, including die optimization to achieve zero delamination in ATSN (Nexperia Assembly & Test Plant Seremban Malaysia) PCN-Documentation 20191231
CLEAR ALL Compare (0/10)