Inactivity Warning Dialog
Virtex®-6 CXT FPGAs provide designers needing power-optimized 3.75 Gb/s transceiver performance with an optimized ratio of built-in system-level blocks. These include 36 Kb block RAM/FIFOs, up to 15 Mb of block RAM, up to 768 DSP48E1 slices, enhanced mixed-mode clock management blocks, PCI Express® (GEN 1) compatible integrated blocks, a tri-mode Ethernet media access controller (MAC), up to 241K logic cells, and strong IP support. Using the third generation ASMBL (Advanced Silicon Modular Block) column-based architecture, the Virtex-6 CXT family also contains SelectIO technology with built-in digitally controlled impedance, ChipSync source-synchronous interface blocks, enhanced mixed-mode clock management blocks, and advanced configuration options. Customers needing higher transceiver speeds, greater I/O performance, additional Ethernet MACs, or greater capacity should instead use the Virtex-6 LXT or SXT families. Built on a 40 nm state-of-the-art copper process technology, Virtex-6 CXT FPGAs are a programmable alternative to custom ASIC technology. Virtex-6 CXT FPGAs are the programmable silicon foundation for Targeted Design Platforms that deliver integrated software and hardware components to enable designers to focus on innovation as soon as their development cycle begins.
Key Features
|
Description | Value |
---|---|---|
|
IC Case / Package | FCBGA |
|
Operating Temperature Min | -40 |
|
IC Mounting | Surface Mount |
|
Operating Temperature Max | 100 |
|
No. of Pins | 784 |
|
Speed Grade | 2 |
|
No. of Logic Cells | 74 |
|
No. of User I/Os | 360 |
Description | Value |
---|---|
ECCN: | 3A991.d |
SCHEDULE B: | PARTS... |
HTSN: | PARTS... |
Documents
Title | Download | Type | Date Published |
---|---|---|---|
Virtex-6 FPGA Product Brief | Product-Guides | 20130331 | |
Virtex-6 FPGA Packaging and Pinout Specification | Technical-Specifications | 20130331 | |
Virtex-6 FPGA Clocking Resources Guide | User-Guides | 20130331 | |
Virtex-6 Family Overview | Product-Guides | 20130331 |