XC6SLX45-3CSG324C by AMD FPGAs | Avnet Asia Pacific

Inactivity Warning Dialog

Your session is about to timeout due to inactivity. Click OK to extend your time for an additional 30 minutes.

XC6SLX45-3CSG324C

FPGA, Spartan-6, DCM, PLL, 218 I/O's, 400 MHz, 43661 Cells, 1.14 V to 1.26 V, CSBGA-324, NCNR

XC6SLX45-3CSG324C in FPGAs by AMD
AMD
Manufacturer: AMD
Product Category: Programmable Logic, FPGAs
Avnet Manufacturer Part #: XC6SLX45-3CSG324C
RoHS 10 Compliant

The Xilinx Spartan®-6 FPGA family provide leading system integration capabilities with lowest total cost for high volume applications. It is built on 45nm technology and ideally suited for advanced bridging applications in automotive infotainment, consumer and industrial automation. Spartan®-6 FPGA family comprises two domain optimized subfamilies LX (logic optimized) and LXT (high speed serial connectivity). Spartan®-6 LX FPGAs are optimized for applications that require absolute low cost. They support up to 147K logic cell density, 4.8Mb memory, integrated memory controllers, DSP48A1 slices and high performance integrated IP with support for industry standards. Spartan®-6 LXT FPGAs are optimized to provide the industry’s lowest risk and lowest cost solution for serial connectivity. LXT subfamily extends LX devices by adding up to eight 3.2Gb/s GTP transceivers and an integrated block for PCI Express® compatible endpoint block both derived from proven Virtex® FPGA family technology.

Key Features

  • -3, -3N, -2, -1L (LX)/-3, -3N, -2 (LXT) speed grades with 0 to 85°C and -40 to 100°C temperature
  • Small form factor packaging, MicroBlazeâ„¢ soft processor, diverse number of supported I/O protocols
  • Advanced power management, SelectIOâ„¢ interface technology, 18Kb (2 x 9Kb) block RAMs
  • Spartan®-6 provides increased system performance with up to 8 low power 3.2Gb/s serial transceivers
  • 800Mb/s DDR3 with integrated memory controller, zero power with hibernate power-down mode
  • BOM cost reduction, clock management tile (CMT) for enhanced performance
  • Auto detect configuration options and enhanced IP security with AES and device DNA protection
  • Enabled by ISE® design suite (no cost, front to back FPGA design solution for Linux and Windows)
  • 1.14 to 1.26V (-3, -3N, -2), 0.95 to 1.05V (-1L) internal supply voltage (standard performance)
  • Lower power 1V core voltage (LX/-1L), high performance 1.2V core voltage (LX, LXT/-2, -3, -3N)

Technical Attributes

Find Similar Parts
Description Value
Operating Temperature Max 85
IC Mounting Surface Mount
No. of Pins 324
Speed Grade 3
No. of Logic Cells 43
No. of User I/Os 218
IC Case / Package CSBGA

ECCN / UNSPSC / COO

Description Value
ECCN: 3A991.d
SCHEDULE B: PARTS...
HTSN: PARTS...

Documents

Please log in to view more information.
Add To Bom

Documents

Title Download Type Date Published
Spartan-6 FPGA Clocking Resources Guide User-Guides 20130331
Maxim Integrated wire fpga security Block Diagram Solution-Block-Diagram 40720103
Spartan-6 Family Overview Product-Guides 20130331
Spartan-6 FPGA Block Ram Resource Guide User-Guides 20130331
Spartan-6 FPGA Product Brief Product-Guides 20130331
CLEAR ALL Compare (0/10)