2018-04 NXP MCUXpresso Workshop Eastern Europe

Display portlet menu

i.MX RT and MCUXpresso hands-on training in Eastern Europe region

10 May 2018 - 07 Jun 2018

CZ | PL | ROU | SVN


NXP
 

Avnet Silica and NXP invite you to a one day workshop "i.MX RT and MCUXpresso hands-on training“. You will learn about NXP's new ‘Crossover’ processor, based on an ARM® Cortex®-M7 core with the best performance in its category: 3020 CoreMark score, 1284 DMIPS and 20ns interrupt latency at 600 MHz.

The ‘Crossover’ processors are microcontrollers built using the architecture of the well-known NXP processors (i.MX...) and offer a high level of integration, high-speed peripherals, advanced security and HW accelerators, and low-power MCU usability capable of running real-time applications.

‘Crossover’ processing defines a new standard that helps MCU designers achieve superior performance while maintaining their current tool chain and without having to add time, cost or complexity of software development (Linux or other operating systems Higher level). 

The workshop will allow you to experiment directly on the i.MX RT1050 Evaluation Kit the performance and the main features of the new microcontroller and the new tool MCUXpresso.

Date & venue

  • 10 May 2018 - Warsaw,  Poland 
  • 15 May 2018 - Brno, Czech Republic  
  • 17 May 2018 - Ljubljana, Slovenia 
  • 29 May 2018 - Bucharest, Romania 
  • 05 June 2018 - Gdansk, Poland 
  • 07 June 2018 - Kraków, Poland ​

Agenda

08:30 Welcome and Registrations
09:00 NXP MCU/MPU strategy
09:30
i.MX RT overview (Block diagram, peripherals, security)
10:30 Getting started with MCUXpresso SDK for i.MXRT105X (pre-installation is required)
10:45 Break
11:00
LAB 1 – Hello world plus
  • Run the application from different memory targets
  • Demonstrates Pin Tool for pin configuration of i.MXRT1050
12:30 Around the core overview
13:00  Lunch
14:00 LAB 2 - Graphics & PXP hands-on lab

Demo example to place a graphic image into SDRAM, and then configure the PXP to rotate, scale, chroma-key process and flip (mirror) the image.
15:00 Break
15:15 LAB 3 - LwIP – HTTPServer demo application

Demonstrates an HTTPServer on the lwIP TCP/IP stack with bare metal SDK
16:30 End


Please note that all attendees need to bring their own PC (standard x86, with 4GB RAM minimum, 1.5GB of available disk space - Microsoft® Windows 7, 8.1, 10 - 32-bit and 64-bit are supported) with the latest version of the MCUXpressa IDE pre-installed, as well as MCUXpresso Config tools (Windows package). You can download the tools here:
www.nxp.com/mcuxpresso/ide
www.nxp.com/mcuxpresso/config

Seminar capacity

Due to the limited number of places (hardware), participation  will be confirmed 2 weeks prior to the event with location details.

Contact

Poland Dariusz Tekla +48 782 779 778 

Romania Marin Enache +40 724 221 665

Czech Martin Blecha +420 727 864 640   

Slovenia Gasper Jericek +386 31 682 416

Register now

2018-04 NXP MCUXpresso Workshop Eastern Europe

Display portlet menu

RELATED EVENTS

MathWorks Matlab Expo 2018

Matlab Expo 2018 Spain

22 May 2018 - 30 May 2018
Spain, Multiple Location

We invite you to join us at MATLAB EXPO 2018 in Spain, an event highlighting the latest MATLAB and Simulink features, customer presentations, and networking opportunities.

Avnet Silica & Xilinx SpeedWays

MiniZed SpeedWay Design Workshops™

20 Feb 2018 - 31 Dec 2018
pan-European, Multiple dates / locations

The MiniZed SpeedWay Design Workshops presented by Avnet Silica help engineers jump-start the development of single-core Xilinx Zynq-7000 All Programmable SoC devices using the Avnet MiniZed Zynq SoC development kit.

Avnet Silica & Xilinx SpeedWays

Microchip System on Module Linux based training

30 May 2018 - 14 Jun 2018
Multiple dates / locations

In this class, you will explore embedded Linux on a Microchip ATSAMA5D27-SOM1-EK1 evaluation platform. You will be introduced to the embedded Linux boot sequence, the different components that make up a board support package, and more.