


PI6C39X1102

Low Skew 1 to 2 Clock Buffer

Description

The PI6C39X1102 is a low skew, low additive jitter single input to two output clock buffer.

Block Diagram




Features

- Low Skew Outputs (50ps)
- Low Additive Jitter RMS: <55fs
- Input/Output Frequency up to 250MHz
- Operating Voltages of 1.5V to 3.3V
- Output Enable Pin tri-states outputs
- 3.3V Tolerant Input Clock
- Extended Temperature Range: -40°C to 105°C
- Packaging (Pb-free & Green):
 - 8-pin, X1DFN (XEC)
 - 8-pin, TSSOP (L)
- Totally Lead-Free & Fully RoHS Compliant (Notes 1 & 2)
- Halogen and Antimony Free. "Green" Device (Note 3)
- For automotive applications requiring specific change control (i.e. parts qualified to AEC-Q100/101/104/200, PPAP capable, and manufactured in IATF 16949 certified facilities), please [contact us](mailto:contact@diodes.com) or your local Diodes representative.
<https://www.diodes.com/quality/product-definitions/>

Notes:

1. No purposely added lead. Fully EU Directive 2002/95/EC (RoHS), 2011/65/EU (RoHS 2) & 2015/863/EU (RoHS 3) compliant.
2. See <https://www.diodes.com/quality/lead-free/> for more information about Diodes Incorporated's definitions of Halogen- and Antimony-free, "Green" and Lead-free.
3. Halogen- and Antimony-free "Green" products are defined as those which contain <900ppm bromine, <900ppm chlorine (<1500ppm total Br + Cl) and <1000ppm antimony compounds.

Pin Configuration



Pin Descriptions

Pin Number	Pin Name	Type	Pin Description
1	CLK	Input	Single-ended clock input with internal 300k Ω (typical) pulldown resistor to GND. PDT.
2	OE	Input	Output Enable with internal 300k Ω (typical) pulldown resistor to GND. Typically connected to VDD with external pullup resistor. PDT. HIGH: outputs enabled LOW: outputs disabled
3	Q1	Output	Clock Output 1.
4	GND	Power	Connect to ground.
5	NC	NC	Not Connected.
6	VDD	Power	Connect to 1.5V, 1.8V, 2.5V or 3.3V.
7	NC	NC	Not Connected.
8	Q2	Output	Clock Output 2.

External Components

A minimum number of external components are required for proper operation. A decoupling capacitor of 0.01 μ F should be connected between VDD on pin 6 and GND on pin 4, as close to the device as possible.

Maximum Ratings

(Above which useful life may be impaired. For user guidelines, not tested.)

Supply Voltage, VDD	4.6V
All Outputs	-0.5V to VDD+0.5V
Output Enable and CLK	-0.5V to 3.6V (VDD > 0)
Storage Temperature	-65 to +150°C
Junction Temperature	125°C max
ESD Protection (HBM)	2000V

Note:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Recommended Operation Conditions

Parameter	Min.	Typ.	Max.	Units
Ambient Operating Temperature (Extended)	-40		+105	°C
Power Supply Voltage (measured in respect to GND)	+1.425		+3.465	V

Thermal Characteristics

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Units
θ_{JA}	Thermal Resistance Junction to Ambient	Still air		157		°C/W
θ_{JC}	Thermal Resistance Junction to Case			42		°C/W

DC Electrical Characteristics

VDD = 1.5V±5%, Ambient Temperature: -40°C to +105°C, unless stated otherwise.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Units
VDD	Operating Voltage		1.425	1.5	1.575	V
V _{IH}	Input High Voltage ⁽¹⁾	CLK, OE	0.7xVDD		VDD	V
V _{IL}	Input Low Voltage ⁽¹⁾	CLK, OE			0.3xVDD	V
I _{IH}	Input High Current	CLK, OE	-1		1	μA
I _{IL}	Input Low Current	CLK, OE	-40			μA
V _{OH}	Output High Voltage	I _{OH} = -3mA	0.95			V
V _{OL}	Output Low Voltage	I _{OL} = 3mA			0.45	V
IDD	Operating Supply Current	100MHz, no load		5.5	7	mA
		100MHz, 5pf load, 5 in trace		13	15	
Z _O	Nominal Output Impedance			55		Ω
C _{IN}	Input Capacitance	CLK, OE pin		5		pF
I _{STB}	Output Disable Supply Current	CLK = 0, OE = 0 or NC			5	uA
	Standby Current	CLK = 0, OE = 1			15	uA

Notes:

- Nominal switching threshold is VDD/2

PI6C39X1102

VDD = 1.8V±5%, Ambient Temperature: -40°C to +105°C, unless stated otherwise.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Units
VDD	Operating Voltage		1.7	1.8	1.89	V
V _{IH}	Input High Voltage ⁽¹⁾	CLK, OE	0.7xVDD		VDD	V
V _{IL}	Input Low Voltage ⁽¹⁾	CLK, OE			0.3xVDD	V
I _{IH}	Input High Current	CLK, OE	-1		1	μA
I _{IL}	Input Low Current	CLK, OE	-40			μA
V _{OH}	Output High Voltage	I _{OH} = -5mA	1.4			V
V _{OL}	Output Low Voltage	I _{OL} = 5mA			0.4	V
IDD	Operating Supply Current	100MHz, no load		6.25	8	mA
		100MHz, 5pf load, 5 in trace		16	18	
Z _O	Nominal Output Impedance			52		Ω
C _{IN}	Input Capacitance	CLK, OE pin		5		pF
I _{STB}	Output Disable Supply Current	CLK = 0, OE = 0 or NC			5	uA
	Standby Current	CLK = 0, OE = 1			15	uA

Notes:

- Nominal switching threshold is VDD/2

VDD = 2.5V±5%, Ambient Temperature: -40°C to +105°C, unless stated otherwise.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Units
VDD	Operating Voltage		2.375	2.5	2.625	V
V _{IH}	Input High Voltage ⁽¹⁾	CLK, OE	0.7xVDD		VDD	V
V _{IL}	Input Low Voltage ⁽¹⁾	CLK, OE			0.3xVDD	V
I _{IH}	Input High Current	CLK, OE	-1		1	μA
I _{IL}	Input Low Current	CLK, OE	-60			μA
V _{OH}	Output High Voltage	I _{OH} = -8mA	1.8			V
V _{OL}	Output Low Voltage	I _{OL} = 8mA			0.4	V
IDD	Operating Supply Current	100MHz, no load		9	11	mA
		100MHz, 5pf load, 5 in trace		22	25	
Z _O	Nominal Output Impedance			50		Ω
C _{IN}	Input Capacitance	CLK, OE pin		5		pF
I _{STB}	Output Disable Supply Current	CLK = 0, OE = 0 or NC			5	uA
	Standby Current	CLK = 0, OE = 1			15	uA

Notes:

- Nominal switching threshold is VDD/2

VDD = 3.3V±5%, Ambient Temperature: -40°C to +105°C, unless stated otherwise.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Units
VDD	Operating Voltage		3.135	3.3	3.465	V
V _{IH}	Input High Voltage ⁽¹⁾	CLK, OE	0.7xVDD		VDD	V
V _{IL}	Input Low Voltage ⁽¹⁾	CLK, OE			0.3xVDD	V

PI6C39X1102

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Units
I _{IH}	Input High Current	CLK, OE	-1		1	μA
I _{IL}	Input Low Current	CLK, OE	-70			μA
V _{OH}	Output High Voltage	I _{OH} = -12mA	2.2			V
V _{OL}	Output Low Voltage	I _{OL} = 12mA			0.7	V
IDD	Operating Supply Current	100MHz, no load		12.5	15	mA
		100MHz, 5pf load, 5 in trace		31	36	
Z _O	Nominal Output Impedance			48		Ω
C _{IN}	Input Capacitance	CLK, OE pin		5		pF
I _{STB}	Output Disable Supply Current	CLK = 0, OE = 0 or NC			5	uA
	Standby Current	CLK = 0, OE = 1			20	uA

Notes:

- Nominal switching threshold is VDD/2

AC Electrical Characteristics

VDD = 1.5V±5%, Ambient Temperature: -40°C to +105°C, unless stated otherwise.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Units
F _{OUT}	Output Frequency		0		100	MHz
t _{OR}	Output Rise Time	0.3V to 1.2V		1	1.6	ns
t _{OF}	Output Fall Time	1.2V to 0.3V		1	1.6	ns
T _{PD}	Propagation Delay ⁽¹⁾		2	3	5	ns
T _{SK}	Output to Output Skew ⁽²⁾	Rising edges at VDD/2		50	65	ps
J _{ADD}	Additive Jitter	@125MHz, 12K to 20MHz			0.055	ps
t _{START-UP}	Start-up Time	Part start-up time for valid outputs after VDD ramp-up			2	ms
t _{EN}	Output Enable Time	C _L < 5pF			3	cycles
t _{DIS}	Output Disable Time	C _L < 5pF			3	cycles
T _{DC}	Duty Cycle	50% Input, at half of the output, 100MHz max	45		55	%

Notes:

- With rail to rail input clock
- Between any 2 outputs with equal loading.

VDD = 1.8V±5%, Ambient Temperature: -40°C to +105°C, unless stated otherwise.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Units
F _{OUT}	Output Frequency		0		200	MHz
t _{OR}	Output Rise Time	0.36V to 1.44V		0.6	1	ns
t _{OF}	Output Fall Time	1.44V to 0.36V		0.6	1	ns
T _{PD}	Propagation Delay ⁽¹⁾		1.3	2	4	ns
T _{SK}	Output to Output Skew ⁽²⁾	Rising edges at VDD/2		50	65	ps
J _{ADD}	Additive Jitter	@125MHz, 12k to 20MHz			0.055	ps

PI6C39X1102

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Units
$t_{\text{START-UP}}$	Start-up Time	Part start-up time for valid outputs after VDD ramp-up			2	ms
t_{EN}	Output Enable Time	$C_L < 5\text{pF}$			3	cycles
t_{DIS}	Output Disable Time	$C_L < 5\text{pF}$			3	cycles
T_{DC}	Duty Cycle	50% Input, at half of the output, 200MHz max	45		55	%

Notes:

1. With rail to rail input clock
2. Between any 2 outputs with equal loading.

VDD = 2.5V±5%, Ambient Temperature: -40°C to +105°C, unless stated otherwise.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Units
F_{OUT}	Output Frequency		0		250	MHz
t_{OR}	Output Rise Time	0.5V to 2V		0.6	1	ns
t_{OF}	Output Fall Time	2V to 0.5V		0.6	1	ns
T_{PD}	Propagation Delay ⁽¹⁾		0.8	1.5	3	ns
T_{SK}	Output to Output Skew ⁽¹⁾	Rising edges at VDD/2		50	65	ps
J_{ADD}	Additive Jitter	@125MHz, 12k to 20MHz			0.055	ps
$t_{\text{START-UP}}$	Start-up Time	Part start-up time for valid outputs after VDD ramp-up			2	ms
t_{EN}	Output Enable Time	$C_L < 5\text{pF}$			3	cycles
t_{DIS}	Output Disable Time	$C_L < 5\text{pF}$			3	cycles
T_{DC}	Duty Cycle	50% Input, at half of the output, 250MHz max	45		55	%

Notes:

1. With rail to rail input clock
2. Between any 2 outputs with equal loading.

VDD = 3.3V±5%, Ambient Temperature: -40°C to +105°C, unless stated otherwise.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Units
F_{OUT}	Output Frequency		0		250	MHz
t_{OR}	Output Rise Time	0.66V to 2.64V		0.6	1	ns
t_{OF}	Output Fall Time	2.64V to 0.66V		0.6	1	ns
T_{PD}	Propagation Delay ⁽¹⁾		0.8	1.0	2.5	ns
T_{SK}	Output to Output Skew ⁽²⁾	Rising edges at VDD/2		50	65	ps
J_{ADD}	Additive Jitter	@125MHz, 12k to 20MHz			0.055	ps
$t_{\text{START-UP}}$	Start-up Time	Part start-up time for valid outputs after VDD ramp-up			2	ms
t_{EN}	Output Enable Time	$C_L < 5\text{pF}$			3	cycles
t_{DIS}	Output Disable Time	$C_L < 5\text{pF}$			3	cycles

PI6C39X1102

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Units
T_{DC}	Duty Cycle	50% Input, at half of the output, 250MHz max	45		55	%

Notes:

1. With rail to rail input clock
2. Between any 2 outputs with equal loading.





Figure 1. Test Circuit

Additive Phase Noise Plot



Application Information

Suggest for Unused Inputs and Outputs

LVC MOS Input Control Pins

It is suggested to add pull-up = 4.7k and pull-down = 1k for LVC MOS pins even though they have internal pull-up/down but with much higher value ($\geq 50k$) for higher design reliability.


Outputs

All unused outputs are suggested to be left open and not connected to any trace. This can lower the IC power consumption.

Power Decoupling & Routing

VDD Pin Decoupling


Each VDD pin must have a 0.1uF decoupling capacitor. For better decoupling, 1uF can be used. Locating the decoupling capacitor on the component side has better decoupling filter result as shown.



Placement of Decoupling Caps

CMOS Clock Trace Routing


Please ensure that there is a sufficient keep-out area to the adjacent trace ($>20\text{mil.}$). In an example using a 125MHz XO driving a buffer IC, it is better to route the clock trace on the component side with a 33Ω termination resistor.



CMOS Output Termination


Popular CMOS Output Termination

The most popular CMOS termination is a series resistor close to the output pin ($\leq 200\text{mil.}$). It is simple and balances the drive strength. The resistor's value can be fine tuned for best performance during board bring-up based on VDDO voltage used.



Combining Serial and Parallel Termination

Designers can also use a parallel termination for CMOS outputs. For example, a 50Ω pull-down resistor can be used at the Rx side to reduce signal reflection, but it reduces the signals V_{swing} in half. This pull-down can be combined with a series resistor to form a smaller clock voltage difference. The following diagram shows how to transition a 2.5V clock into 1.8V clock.



Clock Jitter Definitions

Total Jitter = RJ + DJ


Random Jitter (RJ) is unpredictable and unbounded timing noise that can fit in a Gaussian math distribution in RMS. RJ test values are directly related with how long or how many test samples are available. Deterministic Jitter (DJ) is timing jitter that is predictable and periodic in fixed interference frequency. Total Jitter (TJ) is the combination of random jitter and deterministic jitter: , where is a factor based on total test sample count. JEDEC std. specifies digital clock TJ in 10k random samples.

Phase Jitter

Phase noise is short-term random noise attached on the clock carrier and it is a function of the clock offset from the carrier, for example dBc/Hz@10kHz which is phase noise power in 1-Hz normalized bandwidth vs. the carrier power @10kHz offset. Integration of phase noise in plot over a given frequency band yields RMS phase jitter, for example, to specify phase jitter ≤1ps at 12k to 20MHz offset band as SONET standard specification.

Device Thermal Calculation

The JEDEC thermal model in a 4-layer PCB is shown below.



JEDEC IC Thermal Model

Important factors to influence device operating temperature are:

- 1) The power dissipation from the chip (P_{chip}) is after subtracting power dissipation from external loads. Generally it can be the no-load device I_{dd}
- 2) Package type and PCB stack-up structure, for example, 1oz 4 layer board. PCB with more layers and are thicker has better heat dissipation
- 3) Chassis air flow and cooling mechanism. More air flow M/s and adding heat sink on device can reduce device final die junction temperature T_j

The individual device thermal calculation formula:

$$T_j = T_a + P_{chip} \times J_a$$

$$T_c = T_j - P_{chip} \times J_c$$

J_a ___ Package thermal resistance from die to the ambient air in °C/W unit; This data is provided in JEDEC model simulation. An air flow of 1m/s will reduce J_a (still air) by 20~30%

J_c ___ Package thermal resistance from die to the package case in °C/W unit

T_j ___ Die junction temperature in °C (industry limit <125°C max.)


T_a ___ Ambient air temperature in °C

T_c ___ Package case temperature in °C

P_{chip} ___ IC actually consumes power through I_{ee}/GND current


Part Marking

X1DFN (XEC)



*: Die Rev (For Fab part ID#: BF23-BA)
Y: Date Code (Year)
W: Date Code (Workweek)
Note: Date Code per MA-1251

TSSOP (L)




Y: Date Code (Year)
W: Date Code (Workweek)
1st X: Assembly Site Code
2nd X: Fab Site Code
Note: Date Code per MA-1251




PI6C39X1102

Packaging Mechanical

8-X1DFN (XEC)




SYMBOLS	MIN.	NOM.	MAX.
A	0.40	0.45	0.50
A1	0.00	0.02	0.05
A3	0.127 REF.		
b	0.20	0.25	0.30
D	1.95	2.00	2.05
E	1.95	2.00	2.05
e	0.50 BSC		
L	0.45	0.50	0.55



NOTE :

1. ALL DIMENSIONS ARE IN mm. ANGLES IN DEGREES.
2. Ref JEDEC MO-287
3. RECOMMENDED LAND PATTERN IS FOR REFERENCE ONLY.

PI6C39X1102
8-TSSOP (L)

For latest package info.

 please check: <http://www.diodes.com/design/support/packaging/pericom-packaging/packaging-mechanicals-and-thermal-characteristics/>
Mechanical Data
X1DFN-8 (XEC)

- Moisture Sensitivity: Level 1 per J-STD-020
- Terminals: Finish - Matte Tin Plated Leads. Solderable per MIL-STD-202, Method 208 ③
- Weight: 0.0055 grams (Approximate)

TSSOP-8 (L)

- Moisture Sensitivity: Level 1 per J-STD-020
- Terminals: Finish - Matte Tin Plated Leads. Solderable per MIL-STD-202, Method 208 ③
- Weight: 0.041 grams (Approximate)

Ordering Information

Orderable Part Number	Package Code	Package Description	Temperature
PI6C39X1102XECEX	XEC	8-contact, Extra Thin Dual Flat No-Lead (X1DFN)	-40°C to 105°C
PI6C39X1102LEX	L	8-Pin, 173mil Wide (TSSOP)	-40°C to 105°C

Notes:

1. No purposely added lead. Fully EU Directive 2002/95/EC (RoHS), 2011/65/EU (RoHS 2) & 2015/863/EU (RoHS 3) compliant.
2. See <https://www.diodes.com/quality/lead-free/> for more information about Diodes Incorporated's definitions of Halogen- and Antimony-free, "Green" and Lead-free.
3. Halogen- and Antimony-free "Green" products are defined as those which contain <900ppm bromine, <900ppm chlorine (<1500ppm total Br + Cl) and <1000ppm antimony compounds.
4. E = Pb-free and Green
5. X suffix = Tape/Reel

IMPORTANT NOTICE

1. DIODES INCORPORATED (Diodes) AND ITS SUBSIDIARIES MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARDS TO ANY INFORMATION CONTAINED IN THIS DOCUMENT, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION).

2. The Information contained herein is for informational purpose only and is provided only to illustrate the operation of Diodes' products described herein and application examples. Diodes does not assume any liability arising out of the application or use of this document or any product described herein. This document is intended for skilled and technically trained engineering customers and users who design with Diodes' products. Diodes' products may be used to facilitate safety-related applications; however, in all instances customers and users are responsible for (a) selecting the appropriate Diodes products for their applications, (b) evaluating the suitability of Diodes' products for their intended applications, (c) ensuring their applications, which incorporate Diodes' products, comply the applicable legal and regulatory requirements as well as safety and functional-safety related standards, and (d) ensuring they design with appropriate safeguards (including testing, validation, quality control techniques, redundancy, malfunction prevention, and appropriate treatment for aging degradation) to minimize the risks associated with their applications.

3. Diodes assumes no liability for any application-related information, support, assistance or feedback that may be provided by Diodes from time to time. Any customer or user of this document or products described herein will assume all risks and liabilities associated with such use, and will hold Diodes and all companies whose products are represented herein or on Diodes' websites, harmless against all damages and liabilities.

4. Products described herein may be covered by one or more United States, international or foreign patents and pending patent applications. Product names and markings noted herein may also be covered by one or more United States, international or foreign trademarks and trademark applications. Diodes does not convey any license under any of its intellectual property rights or the rights of any third parties (including third parties whose products and services may be described in this document or on Diodes' website) under this document.

5. Diodes' products are provided subject to Diodes' Standard Terms and Conditions of Sale (<https://www.diodes.com/about/company/terms-and-conditions/terms-and-conditions-of-sales/>) or other applicable terms. This document does not alter or expand the applicable warranties provided by Diodes. Diodes does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel.

6. Diodes' products and technology may not be used for or incorporated into any products or systems whose manufacture, use or sale is prohibited under any applicable laws and regulations. Should customers or users use Diodes' products in contravention of any applicable laws or regulations, or for any unintended or unauthorized application, customers and users will (a) be solely responsible for any damages, losses or penalties arising in connection therewith or as a result thereof, and (b) indemnify and hold Diodes and its representatives and agents harmless against any and all claims, damages, expenses, and attorney fees arising out of, directly or indirectly, any claim relating to any noncompliance with the applicable laws and regulations, as well as any unintended or unauthorized application.

7. While efforts have been made to ensure the information contained in this document is accurate, complete and current, it may contain technical inaccuracies, omissions and typographical errors. Diodes does not warrant that information contained in this document is error-free and Diodes is under no obligation to update or otherwise correct this information. Notwithstanding the foregoing, Diodes reserves the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and any product described herein. This document is written in English but may be translated into multiple languages for reference. Only the English version of this document is the final and determinative format released by Diodes.

8. Any unauthorized copying, modification, distribution, transmission, display or other use of this document (or any portion hereof) is prohibited. Diodes assumes no responsibility for any losses incurred by the customers or users or any third parties arising from any such unauthorized use.

9. This Notice may be periodically updated with the most recent version available at <https://www.diodes.com/about/company/terms-and-conditions/important-notice>

The Diodes logo is a registered trademark of Diodes Incorporated in the United States and other countries.

All other trademarks are the property of their respective owners.

© 2026 Diodes Incorporated. All Rights Reserved.

www.diodes.com