Tariff Recovery: Please note this part may incur a tariff charge. At checkout, the part will receive a tariff charge. The origin of the part will be determined during shipment and, if applicable, the charge will be removed. For more information regarding tariff recovery, please refer to the Avnet Tariff Resources
Flip Flop D-Type Bus Interface Pos-Edge 1-Element 16-Pin SOIC N T/R
The MM74HC175 high speed D-type flip-flop with complementary outputs utilizes advanced silicon-gate CMOS technology to achieve the high noise immunity and low power consumption of standard CMOS integrated circuits, along with the ability to drive 10 LS-TTL loads. Information at the D inputs of the MM74HC175 is transferred to the Q and Q outputs on the positive going edge of the clock pulse. Both true and complement outputs from each flip flop are externally available. All four flip-flops are controlled by a common clock and a common CLEAR. Clearing is accomplished by a negative pulse at the CLEAR input. All four Q outputs are cleared to a logical “0” and all four Q outputs to a logical “1.”. The 74HC logic family is functionally as well as pin-out compatible with the standard 74LS logic family. All inputs are protected from damage due to static discharge by internal diode clamps to VCC and ground.
Typical propagation delay: 15 ns
Wide operating supply voltage range: 2–6V
Low input current: 1 µA maximum
Low quiescent supply current: 80 µA maximum (74HC)