Tariff Recovery: Please note this part may incur a tariff charge. At checkout, the part will receive a tariff charge. The origin of the part will be determined during shipment and, if applicable, the charge will be removed. For more information regarding tariff recovery, please refer to the Avnet Tariff Resources
The 74FCT3807S is a low skew, single input to ten output, clock buffer. The 74FCT3807S has best in class additive phase Jitter of sub 50 fsec. IDT makes many non-PLL and PLL based low skew output devices as well as Zero Delay Buffers to synchronize clocks.
Low additive phase jitter RMS: 50fs
Low skew outputs (50ps)
Packaged in 20-pin TSSOP, SSOP, QSOP and VFQFPN packages, Pb (lead) free