The Advanced Ultra Low Power (AUP) CMOS logic family is designed for low power and extended battery life in portable applications.The 74AUP2G07 is composed of two buffers with open drain outputs designed for operation over a power supply range of 0.8V to 3.6V. The device is fully specified for partial power down applications using IOFF. The IOFF circuitry disables the output preventing damaging current backflow when the device is powered down.
Advanced Ultra Low Power (AUP) CMOS
Supply Voltage Range from 0.8V to 3.6V
-4mA Output Drive at 3.0V
Low Static Power Consumption ICC < 0.9μA
Low Dynamic Power Consumption CPD = 1.2pF Typical at 3.6V
Schmitt Trigger Action at All Inputs Make the Circuit Tolerant for Slower Input Rise and Fall Time. The Hysteresis is Typically 250mV at VCC = 3.0V