


Zynq PicoZed 7015/7030	
Avnet Engineering Services	
www.microzed.org	
Function	Sheet Number
Cover Sheet	1
Block Diagram	2
DDR3	3
GTP, QSPI FLASH, eMMC	4
ETHERNET, USB	5
BANK 34, BANK 35	6
BANK 0, BANK 13, JTAG	7
MICROHEADERS - JX1 and JX2	8
MICROHEADER - JX3	9
DEVICE POWER	10
POWER, RESET	11
Back Page	12



Zynq PS DDR - Bank 502

U5G

BANK 502

PS DDR DQ0.502
PS DDR DQ1.502
PS DDR DQ2.502
PS DDR DQ3.502
PS DDR DQ4.502
PS DDR DQ5.502
PS DDR DQ6.502
PS DDR DQ7.502
PS DDR DQ8.502
PS DDR DQ9.502
PS DDR DQ10.502
PS DDR DQ11.502
PS DDR DQ12.502
PS DDR DQ13.502
PS DDR DQ14.502
PS DDR DQ15.502
PS DDR DQ16.502
PS DDR DQ17.502
PS DDR DQ18.502
PS DDR DQ19.502
PS DDR DQ20.502
PS DDR DQ21.502
PS DDR DQ22.502
PS DDR DQ23.502
PS DDR DQ24.502
PS DDR DQ25.502
PS DDR DQ26.502
PS DDR DQ27.502
PS DDR DQ28.502
PS DDR DQ29.502
PS DDR DQ30.502
PS DDR DQ31.502

PS DDR A0.502
PS DDR A1.502
PS DDR A2.502
PS DDR A3.502
PS DDR A4.502
PS DDR A5.502
PS DDR A6.502
PS DDR A7.502
PS DDR A8.502
PS DDR A9.502
PS DDR A10.502
PS DDR A11.502
PS DDR A12.502
PS DDR A13.502
PS DDR A14.502

PS DDR DQS0.P.502
PS DDR DQS0.N.502
PS DDR DQS1.P.502
PS DDR DQS1.N.502
PS DDR DQS2.P.502
PS DDR DQS2.N.502
PS DDR DQS3.P.502
PS DDR DQS3.N.502

PS DDR CK0.P.502
PS DDR CK0.N.502
PS DDR BA0.502
PS DDR BA1.502
PS DDR BA2.502

PS DDR DM0.502
PS DDR DM1.502
PS DDR DM2.502
PS DDR DM3.502

PS DDR CS#.502
PS DDR WE#.502
PS DDR CAS#.502
PS DDR RAS#.502
PS DDR CKE.502
PS DDR ODT.502

PS DDR RESET#.502
PS DDR VPP.502
PS DDR VRN.502

Zynq 7015/7030 SOC SBG485

R7 80.6

VCC0_DDR3

DDR_D_HL. DDR3_DQ[7..0]
DDR_D_HL. DDR3_DQ[15..8]
DDR_D_HL. DDR3_DQ[23..16]
DDR_D_HL. DDR3_DQ[31..24]

DDR_D

DDR_AC

DDR_DQ

DDR_AC

DDR_AC


DDR_DM

DDR_DM


DDR_DM

Layout Note:
DDR3 trace lengths must include
Zynq package flight times.
See UG933 and Layout
Guidelines.

Layout Note:
DDR3 target trace impedances are
as follows:
Single Ended Signals = 40 ohms
Differential Signals = 80 ohms



Layout Note:
Use Fly-by routing and termination for DDR3
control signals.
Resistors should be placed past the last
memory IC & as close to the device as
possible.





Default: Pins 2 - 3, 1K ohm resistor.


NOTE:
RESET# requires 1K resistor
for PDI to maintain logic high
through FPGA
Configuration. See
UG933p162

DDR3


DDR3 Termination Supply





Zynq PS MIO - Bank 500







BANK 50:



U5
88E1512-XX-NNP2100







WARNING!!!
Bank 34 and Bank 35 are High Performance banks (7030 only) and will only accept 1.8V level signals. Failure to limit Bank 34 and 35 to 1.8V signals can damage the Zynq 7030 AP SoC.

U1A

BANK 0




Zynq 7015/7030 SOC SBG485



U1B

BANK 13



Zynq 7015/7030 SOC SBG485



Avnet Engineering Services

Title:

07 - BANK 0, BANK13, JTAG.SchDoc

Size:

Document Number:


B


PicoZed 7015/7030

















Rev: C


Date: 12/3/2014

Sheet 7 of 12









Revision History

Rev B

Original release


Rev C

- 1) Updated Block Diagram
- 2) Added shared circuit MIO47 to JX3 and ETHERNET RESET
- 3) Added RC time constant to ETHERNET RESET
- 4) DDR3L/DDR3 option note added
- 5) Renamed 1.5V and DDR3_0V75 power nets
- 6) Changed U4.2 connection from 1.8V to 3.3V
- 7) Changed JX1/JX2 connections to Zynq Bank 34/35 Clock Capable Pins


Mechanicals:



PCB Mounting Holes



GND Test Points



Title: 12 - Back Page.SchDoc			
Size: B	Document Number: PicoZed 7015/7030		Rev: C
Date: 12/3/2014	Sheet 12 of 12		