Spartan-6 LX9 MicroBoard Embedded Tutorial

Tutorial 5

Embedded System Simulation

Version 12.4.01

Revision History

Version	Description	Date
12.4.01	Initial release for EDK 12.4	3/18/2011

Table of Contents

Table of Figures

Overview

This is the fifth tutorial in a series of training material dedicated to introducing engineers to creating their first embedded designs. These tutorials will cover all the required steps for creating a complete MicroBlaze design in the Spartan-6 LX9 MicroBoard. While dedicated to this platform, the information learned here can be used with any Xilinx FPGA.

The tutorial is divided into three main steps: Setting up the simulation environment, adding a testbench file, and using ISim to simulate the system. The test application will reside in Block memory to provide a cycle accurate simulation. We will be using the design from the last tutorial.



Figure 1 - Hardware Platform

Objectives

This tutorial demonstrates how to simulate the embedded system using ISim. The tutorial will show

- How to setup the simulation properties
- How to add a VHDL testbench
- How to simulate a cycle accurate MicroBlaze design
- How to view MicroBlaze specific signals

Requirements

The following items are required for proper completion of this tutorial.

- Completion of the Embedded System Integration to ISE Tutorial

Software

The following software setup was used to test this reference design:

- WindowsXP 32-bit Service Pack 2
- Xilinx ISE WebPack with the SDK add-on or ISE Embedded Edition version 12.4
- Installed Digilent Adept and Xilinx 3rd-party USB Cable driver
- Installed Silicon Labs CP210x USB-to-UART Bridge Driver
- Installation of the Spartan-6 LX9 MicroBoard XBD files

Hardware

The hardware setup used by this reference design includes:

- Computer with a minimum of 300-900 MB (depending on O/S) to complete an XC6SLX9 design[1]
- Avnet Spartan-6 LX9 MicroBoard Kit
  - Avnet Spartan-6 LX9 MicroBoard
  - USB Extension cable (if necessary)
  - USB A-to-MicroB cable

Setup

- Install ISE Embedded Edition or ISE WebPack with the EDK add-on.
- Install Digilent Adept and Xilinx 3rd-party USB Cable driver (see Installation Guide on the DRC)

Recommended Reading

Available from Avnet: *http://em.avnet.com/s6microboard*

- The hardware used on the Spartan-6 LX9 MicroBoard is described in detail in Avnet document, *Spartan-6 LX9 MicroBoard User Guide*.
- An overview of the configuration options available on the Spartan-6 LX9 MicroBoard, as well as Digilent driver installation instructions can be found in the Avnet document, *Spartan-6 LX9 MicroBoard Configuration Guide.*
- Instructions on installing the Silicon Labs CP210x USB-to-UART drivers can be found in the Avnet document, *Silicon Labs CP210x USB-to-UART Setup Guide*.

Available from Xilinx: *http://www.xilinx.com/support/documentation/spartan-6.htm*

- Details on the Spartan-6 FPGA family are included in the following Xilinx documents:
  - *Spartan-6 Family Overview (DS160)*
  - *Spartan-6 FPGA Data Sheet (DS162)*
  - *Spartan-6 FPGA Configuration User Guide (UG380)*
  - *Platform Studio Help (available in tool menu)*
  - *Platform Studio SDK Help (available in tool menu)*
  - *MicroBlaze Reference Guide v.12.4 (UG081)*
  - *Embedded System Tools Reference Manual v.12.4 (UG111)*

[1] Refer to www.xilinx.com/ise/products/memory.htm

I. Setting up the Simulation Environment

Very little setup is required to simulate an embedded design from ISE. We just need to verify that ISim is selected as the main hardware simulator.

1) Start ISE Project Navigator and open the **Tutorial_01** project.

2) Go to **Project > Design Properties** and verify that ISim is selected for simulation.



Figure 2 - Selecting ISim in Design Properties

3) Double-click on the **mb_system** module to open XPS.

4) In XPS, go to **Edit > Preferences**

5) Select the **Simulation** category on the left side.

6) Select ISim for the simulator.



Figure 3 - EDK Simulation Preferences

7) Click **OK**.

8) Close **XPS**.

II. Adding a Test Bench File

To simulate our design we will need to add a VHDL test bench. The testbench will instantiate our top level module and provide stimulis for the input ports.

1) In Project Navigator, go to **Project > New Source.**

2) Select **VHDL Test Bench** and select **Testbench** for the file name. Click **Next**.

3) Select **Top_Level** and click **Next**. Click **Finish**.

4) Click on the **Simulation View** radio button. The type of simulation can be changed by using the drop-down list. We will do a Behavioral simulation.



Figure 4 - Selecting Simulation View

5) The test bench should be open in the Editor.

6) Delete the **LPDDR_CLK_process** from the process line to the end process line.

7) Change the constant for **Clock_in_period** from 10 ns to 15 ns to reflect our 66 MHz input clock period.

8) Add stimulus for the reset, and DIP switches. Reset_in is active high on the MicroBoard.

   After - - hold reset state for 100 ns, add:

```
Reset_in <= '1';
```

   After wait for 100 ns, add:

```
Reset_in <= '0';
            DIP_Switches <= "0001";
```

9) Save the test bench file.

III. Simulating the System Using ISim

The simulation can take advantage of code running from BRAMs, providing a cycle accurate MicroBlaze simulation. We will be able to see and trace MicroBlaze execution. ISim will use the software application selected to update the BRAMs in XPS. In the previous tutorial we selected the Tutorial_Test application from SDK.

We do need to modify the application in SDK since writing to the UART would take too long in a simulation environment. We will need to comment out the print statement.

1) Start Xilinx **SDK** and select the Workspace from **Tutorial_01**.

2) Open the **Tutorial_Test main.c** source file and comment out the print statement by adding ***//*** at the beginning of the line.

3) Save the main.c file.

4) In Project Navigator, select **Testbench** in the hierarchy view.

5) In the **Processes** window, double-click on **Simulate Behavioral Model**. The tools will load and compile all the necessary files.

6) Wait for ISim to open.

7) We will add some internal signals to the waveform. Select the **Instances and Processes** tab on the left side.

8) Expand **testbench** then **UUT** then **Inst_mb_system** to view the embedded system components.

9) Select **plb_pwm_0** and drag it over to the waveform window. In the Objects window, you can also dig into the plb_pwm_0 instance to view the user logic signals.

10) Select microblaze_0 to view all the MicroBlaze objects. There are a lot valuable signals which can be observed during simulation. An example would be the program counter. In the Object window, scroll-down to the **trace_pc[0:31]** signal. Select the signal and drag it over to the waveform window.

11) Run the simulation for 80 us. In the console window, type: run 80us.



Figure 5 - Run Simulation for 80us

12) Look at the cycles on the PLB bus and observe the pwm_out signal.

13) You can also correlate the program counter (trace_pc) to the C application.

14) In SDK, expand the **Tutorial_Test/Debug** project. Double-click on the **Tutorial_Test.elf** executable file.

15) Scroll down to view the disassembly of the C code.

```
int main (void) {
 1b0:   3021fff8    addik   r1, r1, -8
 1b4:   fa610004    swi r19, r1, 4
 1b8:   12610000    addk    r19, r1, r0

    //print("-- Entering main() --\r\n");

    Duty_Cycle = (u32 *)XPAR_PLB_PWM_0_BASEADDR;
 1bc:   b000c9c0    imm -13888
 1c0:   30600000    addik   r3, r0, 0
 1c4:   f8600844    swi r3, r0, 2116    // 844 <Duty_Cycle>

    while (1) {
        DIP_Read = XGpio_ReadReg(XPAR_DIP_SWITCHES_BASEADDR, 0);
 1c8:   b0008142    imm -32446
 1cc:   30600000    addik   r3, r0, 0
 1d0:   e8630000    lwi r3, r3, 0
 1d4:   f8600840    swi r3, r0, 2112    // 840 <DIP_Read>

        //XGpio_WriteReg(XPAR_LEDS_4BITS_BASEADDR, 0, DIP_Read);

        //Use the DIP Switches value for the duty cycle
        *(Duty_Cycle) = DIP_Read << 8;
 1d8:   e8800844    lwi r4, r0, 2116    // 844 <Duty_Cycle>
 1dc:   e8600840    lwi r3, r0, 2112    // 840 <DIP_Read>
 1e0:   64630408    bslli   r3, r3, 8
 1e4:   f8640000    swi r3, r4, 0
```

Figure 6 - Disassembly of C Code

16) In the ISim simulation window, look at the **trace_pc** bus (change the radius to HEX). The PC goes between 0x1C8 and 0x1E4 which are the instructions contained in the while loop.



Figure 7 - Trace Program Counter viewed in ISim

17) There are many more MicroBlaze signals which can be observed.

18) Close **ISim** when finished.

19) Close **SDK**.

20) In Project Navigator, switch back to the **Implementation** View by clicking the Implementation radio button.

That concludes this tutorial. We have now simulated a MicroBlaze processor using the ISim Simulator.

Getting Help and Support

Evaluation Kit home page with Documentation and Reference Designs

http://em.avnet.com/s6microboard

Avnet Spartan-6 LX9 MicroBoard forum:

http://community.em.avnet.com/t5/Spartan-6-LX9-MicroBoard/bd-p/Spartan-6LX9MicroBoard

For Xilinx technical support, you may contact your local Avnet/Silica FAE or Xilinx Online Technical Support at www.support.xilinx.com. On this site you will also find the following resources for assistance:

- Software, IP, and Documentation Updates
- Access to Technical Support Web Tools
- Searchable Answer Database with Over 4,000 Solutions
- User Forums
- Training - Select instructor-led classes and recorded e-learning options

Contact Avnet Support for any questions regarding the Spartan-6 LX9 MicroBoard reference designs, kit hardware, or if you are interested in designing any of the kit devices into your next design.

- http://www.em.avnet.com/techsupport

You can also contact your local Avnet/Silica FAE.