General Description

The SY8113B is a high efficiency 500 kHz synchronous step-down DC-DC converter capable of delivering 3A current. The SY8113B operates over a wide input voltage range from 4.5V to 18V and integrates main switch and synchronous switch with very low $R_{DS(ON)}$ to minimize the conduction loss.

Low output voltage ripple and small external inductor and capacitor sizes are achieved with 500 kHz switching frequency. It adopts the instant PWM architecture to achieve fast transient responses for high step down applications.

Features

- low $R_{DS(ON)}$ for internal switches (top/bottom): 80mΩ/40mΩ
- 4.5-18V input voltage range
- 3A output current capability
- 500 kHz switching frequency
- Instant PWM architecture to achieve fast transient responses.
- Cycle-by-cycle peak current limitation
- Internal softstart limits the inrush current
- ±1.5% 0.6V reference
- TSOT23-6 package

Ordering Information

<table>
<thead>
<tr>
<th>Ordering Number</th>
<th>Package type</th>
<th>Note</th>
</tr>
</thead>
<tbody>
<tr>
<td>SY813BADC</td>
<td>TSOT23-6</td>
<td>--</td>
</tr>
</tbody>
</table>

Applications

- Set Top Box
- Portable TV
- Access Point Router
- DSL Modem
- LCD TV

Typical Applications

![Figure 1. Schematic Diagram](image)

![Figure 2. Efficiency Figure](image)
Pinout (top view)

Top Mark: WCxyz, (Device code: WC, x=year code, y=week code, z= lot number code)

<table>
<thead>
<tr>
<th>Pin Name</th>
<th>Pin Number</th>
<th>Pin Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>BS</td>
<td>1</td>
<td>Boot-Strap Pin. Supply high side gate driver. Decouple this pin to LX pin with 0.1uF ceramic cap.</td>
</tr>
<tr>
<td>GND</td>
<td>2</td>
<td>Ground pin</td>
</tr>
<tr>
<td>FB</td>
<td>3</td>
<td>Output Feedback Pin. Connect this pin to the center point of the output resistor divider (as shown in Figure 1) to program the output voltage: Vout=0.6*(1+R1/R2)</td>
</tr>
<tr>
<td>EN</td>
<td>4</td>
<td>Enable control. Pull high to turn on. Do not float.</td>
</tr>
<tr>
<td>IN</td>
<td>5</td>
<td>Input pin. Decouple this pin to GND pin with at least 1uF ceramic cap</td>
</tr>
<tr>
<td>LX</td>
<td>6</td>
<td>Inductor pin. Connect this pin to the switching node of inductor</td>
</tr>
</tbody>
</table>

Absolute Maximum Ratings (Note 1)

- Supply Input Voltage: 19V
- Enable Voltage: VIN + 0.3V
- FB Voltage: 4V
- Power Dissipation, PD @ TA = 25°C, TSOT23-6 (FC): 1W
- Package Thermal Resistance (Note 2)
  - θJA: 100°C /W
  - θJC: 11.2°C /W
- Junction Temperature Range: 150°C
- Lead Temperature (Soldering, 10 sec.): 260°C
- Storage Temperature Range: -65°C to 150°C

Recommended Operating Conditions (Note 3)

- Supply Input Voltage: 4.5V to 18V
- Junction Temperature Range: -40°C to 125°C
- Ambient Temperature Range: -40°C to 85°C
Electrical Characteristics

\((V_{IN} = 12V, V_{OUT} = 1.2V, L = 2.2\mu H, C_{OUT} = 47\mu F, T_A = 25^\circ C, I_{OUT} = 1A\) unless otherwise specified)

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Test Conditions</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Input Voltage Range</td>
<td>(V_{IN})</td>
<td></td>
<td>4.5</td>
<td>18</td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>Quiescent Current</td>
<td>(I_Q)</td>
<td>(I_{OUT}=0, V_{FB}=V_{REF}*105%)</td>
<td>100</td>
<td></td>
<td></td>
<td>(\mu A)</td>
</tr>
<tr>
<td>Shutdown Current</td>
<td>(I_{SHDN})</td>
<td>EN=0</td>
<td>5</td>
<td>10</td>
<td></td>
<td>(\mu A)</td>
</tr>
<tr>
<td>Feedback Reference Voltage</td>
<td>(V_{REF})</td>
<td></td>
<td>0.591</td>
<td>0.6</td>
<td>0.609</td>
<td>V</td>
</tr>
<tr>
<td>FB Input Current</td>
<td>(I_{FB})</td>
<td>(V_{FB}=3.3V)</td>
<td>-50</td>
<td>50</td>
<td></td>
<td>nA</td>
</tr>
<tr>
<td>Top FET RON</td>
<td>(R_{DS_{ON1}})</td>
<td></td>
<td>80</td>
<td>90</td>
<td></td>
<td>m(\Omega)</td>
</tr>
<tr>
<td>Bottom FET RON</td>
<td>(R_{DS_{ON2}})</td>
<td></td>
<td>40</td>
<td>50</td>
<td></td>
<td>m(\Omega)</td>
</tr>
<tr>
<td>Top FET PeakCurrent Limit</td>
<td>(I_{LIM,\text{TOP}})</td>
<td></td>
<td>3</td>
<td>4.25</td>
<td></td>
<td>A</td>
</tr>
<tr>
<td>Bottom FET Valley Current Limit</td>
<td>(I_{LIM})</td>
<td></td>
<td>0.5</td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>EN Rising Threshold</td>
<td>(V_{ENH})</td>
<td></td>
<td>1.5</td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>EN Falling Threshold</td>
<td>(V_{ENL})</td>
<td></td>
<td>0.4</td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>Input UVLO Threshold</td>
<td>(V_{UVLO})</td>
<td></td>
<td>4.5</td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>UVLO Hysteresis</td>
<td>(V_{HYS})</td>
<td></td>
<td>0.5</td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>Min ON Time</td>
<td></td>
<td></td>
<td>50</td>
<td>80</td>
<td>120</td>
<td>ns</td>
</tr>
<tr>
<td>Min OFF Time</td>
<td></td>
<td></td>
<td>140</td>
<td>170</td>
<td>220</td>
<td>ns</td>
</tr>
<tr>
<td>Switching Frequency</td>
<td></td>
<td></td>
<td>500</td>
<td></td>
<td></td>
<td>kHz</td>
</tr>
<tr>
<td>Soft-start Time</td>
<td>(t_{SS})</td>
<td></td>
<td>800</td>
<td></td>
<td></td>
<td>(\mu S)</td>
</tr>
<tr>
<td>Thermal Shutdown Temperature</td>
<td>(T_{SD})</td>
<td></td>
<td>150</td>
<td></td>
<td></td>
<td>(^\circ C)</td>
</tr>
<tr>
<td>Thermal Shutdown Hysteresis</td>
<td>(T_{HYS})</td>
<td></td>
<td>15</td>
<td></td>
<td></td>
<td>(^\circ C)</td>
</tr>
</tbody>
</table>

**Note 1:** Stresses beyond the “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**Note 2:** \(\theta JA\) is measured in the natural convection at \(T_A = 25^\circ C\) on a low effective 4-layer thermal conductivity test board of JEDEC 51-3 thermal measurement standard. Pin2 of TSOT23-6 packages is the case position for \(\theta JC\) measurement.

**Note 3:** The device is not guaranteed to function outside its operating conditions.
Block Diagram
Typical Performance Characteristics

Efficiency vs. Load Current

- $V_{IN}=16V, V_{OUT}=5V$
- $V_{IN}=12V, V_{OUT}=5V$
- $V_{IN}=18V, V_{OUT}=5V$

Efficiency vs. Load Current

- $V_{IN}=3V, V_{OUT}=3.3V$
- $V_{IN}=6V, V_{OUT}=3.3V$

Output Ripple

- $V_{IN}=12V, V_{OUT}=3.3V, I_{LOAD}=3A$

Load Transient

- $V_{IN}=12V, V_{OUT}=3.3V, I_{LOAD}=0.3-3A$

Load Transient

- $V_{IN}=12V, V_{OUT}=3.3V, I_{LOAD}=1.5-3A$

Time (2μs/div)

Time (40μs/div)
 Short Circuit Protection

(\(V_{IN}=12V, V_{OUT}=3.3V\), Open to Short)

Time (2ms/div)

AN_SY8113B

Silergy Corp. Confidential-prepared for Internal Use Only
Operation

SY8113B is a synchronous buck regulator IC that integrates the PWM control, top and bottom switches on the same die to minimize the switching transition loss and conduction loss. With ultra low Rds(on) power switches and proprietary PWM control, this regulator IC can achieve the highest efficiency and the highest switch frequency simultaneously to minimize the external inductor and capacitor size, and thus achieving the minimum solution footprint.

SY8113B provides protection functions such as cycle by cycle current limiting and thermal shutdown protection. SY8113B will sense the output voltage conditions for the fault protection.

Applications Information

Because of the high integration in the SY8113B IC, the application circuit based on this regulator IC is rather simple. Only input capacitor C_{IN}, output capacitor C_{OUT}, output inductor L and feedback resistors (R_1 and R_2) need to be selected for the targeted applications specifications.

Feedback resistor dividers R_1 and R_2:

Choose R_1 and R_2 to program the proper output voltage. To minimize the power consumption under light loads, it is desirable to choose large resistance values for both R_1 and R_2. A value of between 10kΩ and 1MΩ is highly recommended for both resistors. If V_{OUT} is 3.3V, R_1=100k is chosen, then using following equation, R_2 can be calculated to be 22.1k:

\[
R_2 = \frac{0.6V}{V_{OUT} - 0.6} \cdot R_1
\]

Input capacitor C_{IN}:

The ripple current through input capacitor is calculated as:

\[
I_{C_{IN, RMS}} = I_{OUT} \cdot \sqrt{D(1-D)}
\]

To minimize the potential noise problem, place a typical X5R or better grade ceramic capacitor really close to the IN and GND pins. Care should be taken to minimize the loop area formed by C_{IN} and IN/GND pins. In this case, a 10uF low ESR ceramic capacitor is recommended.

Output capacitor C_{OUT}:

The output capacitor is selected to handle the output ripple noise requirements. Both steady state ripple and transient requirements must be taken into consideration when selecting this capacitor. For the best performance, it is recommended to use X5R or better grade ceramic capacitor greater than 22uF capacitance.

Output inductor L:

There are several considerations in choosing this inductor.
1) Choose the inductance to provide the desired ripple current. It is suggested to choose the ripple current to be about 40% of the maximum output current. The inductance is calculated as:

\[
L = \frac{V_{OUT}(1-V_{OUT}/V_{IN,MAX})}{F_{SW} \times I_{OUT,MAX} \times 40%}
\]

where F_{SW} is the switching frequency and I_{OUT,MAX} is the maximum load current.

The SY8113B regulator IC is quite tolerant of different ripple current amplitude. Consequently, the final choice of inductance can be slightly off the calculation value without significantly impacting the performance.

2) The saturation current rating of the inductor must be selected to be greater than the peak inductor current under full load conditions.

\[
I_{SAT,MIN} > I_{OUT,MAX} + \frac{V_{OUT}(1-V_{OUT}/V_{IN,MAX})}{2 \cdot F_{SW} \cdot L}
\]

3) The DCR of the inductor and the core loss at the switching frequency must be low enough to achieve the desired efficiency requirement. It is desirable to choose an inductor with DCR<50mΩ to achieve a good overall efficiency.

External Bootstrap Cap

This capacitor provides the gate driver voltage for internal high side MOSEFET. A 100nf low ESR ceramic capacitor connected between BS pin and LX pin is recommended.
Load Transient Considerations:
The SY8113B regulator IC integrates the compensation components to achieve good stability and fast transient responses. In some applications, adding a 22pF ceramic cap in parallel with R1 may further speed up the load transient responses and is thus recommended for applications with large load transient step requirements.

Layout Design:
The layout design of SY8113B regulator is relatively simple. For the best efficiency and minimum noise problem, we should place the following components close to the IC: C_IN, L, R1 and R2.

1) It is desirable to maximize the PCB copper area connecting to GND pin to achieve the best thermal and noise performance. If the board space allowed, a ground plane is highly desirable.

2) C_IN must be close to Pins IN and GND. The loop area formed by C_IN and GND must be minimized.

3) The PCB copper area associated with LX pin must be minimized to avoid the potential noise problem.

4) The components R1 and R2, and the trace connecting to the FB pin must NOT be adjacent to the LX net on the PCB layout to avoid the noise problem.

5) If the system chip interfacing with the EN pin has a high impedance state at shutdown mode and the IN pin is connected directly to a power source such as a Li-Ion battery, it is desirable to add a pull down 1Mohm resistor between the EN and GND pins to prevent the noise from falsely turning on the regulator at shutdown mode.
TSOT23-6L (FC) Package outline & PCB layout

Recommended Pad Layout

Notes:
- All dimension in MM
- All dimension don’t not include mold flash & metal burr
Taping & Reel Specification

1. Taping orientation
   TSOT23-6

   Feeding direction

2. Carrier Tape & Reel specification for packages

   Reel Width
   Reel Size

<table>
<thead>
<tr>
<th>Package Type</th>
<th>Tape width (mm)</th>
<th>Pocket pitch (mm)</th>
<th>Reel size (mm)</th>
<th>Reel width (mm)</th>
<th>Trailer length (mm)</th>
<th>Leader length (mm)</th>
<th>Qty per reel</th>
</tr>
</thead>
<tbody>
<tr>
<td>TSOT23-6</td>
<td>8</td>
<td>4</td>
<td>7</td>
<td>8.4</td>
<td>400</td>
<td>160</td>
<td>3000</td>
</tr>
</tbody>
</table>

3. Others: NA